xupgit / awslabs
☆27Updated 5 years ago
Alternatives and similar repositories for awslabs:
Users that are interested in awslabs are comparing it to the libraries listed below
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- CGRA Compilation Framework☆82Updated last year
- Public release☆49Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated 11 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- ☆54Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆56Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆90Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆71Updated 2 years ago
- ☆28Updated 4 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆61Updated last year
- Distributed Accelerator OS☆61Updated 2 years ago