xupgit / awslabsLinks
☆27Updated 6 years ago
Alternatives and similar repositories for awslabs
Users that are interested in awslabs are comparing it to the libraries listed below
Sorting:
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆88Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Fast and accurate DRAM power and energy estimation tool☆168Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆24Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆111Updated last month
- ☆92Updated last year
- Public release☆54Updated 5 years ago
- RISC-V SST CPU Component☆24Updated last week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆81Updated last year
- CGRA Compilation Framework☆85Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- ☆58Updated last year