Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
☆20Aug 5, 2025Updated 7 months ago
Alternatives and similar repositories for sdfirm
Users that are interested in sdfirm are comparing it to the libraries listed below
Sorting:
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- Raspberry Pi 3B (32 Bit) Bare Metal Wifi Driver☆10Apr 8, 2023Updated 2 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Performance and diagnostic tools for Arm CMN on-chip interconnects☆23Jan 28, 2026Updated last month
- A Windows 10 filter driver intended for a customizable keyboard layout for games☆13Mar 31, 2016Updated 9 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- ARM OS☆14Jun 16, 2022Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- A simple os in Raspberry Pi 3B☆19Jan 20, 2023Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆37Jan 29, 2025Updated last year
- A python parser for decoding arm aarch32 and aarch64 system registers☆24Aug 10, 2023Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- TrueType font parser and rasterizer☆18May 1, 2016Updated 9 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Official website for Jiachen Project (甲辰计划).☆62Feb 5, 2026Updated last month
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Jul 10, 2025Updated 7 months ago
- ☆36Apr 14, 2020Updated 5 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆81Feb 16, 2026Updated 2 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆93Updated this week
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago