xman / numpy-positLinks
posit (unum type III) integrated Numpy
☆15Updated 7 years ago
Alternatives and similar repositories for numpy-posit
Users that are interested in numpy-posit are comparing it to the libraries listed below
Sorting:
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 10 months ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Next generation CGRA generator☆118Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆19Updated 11 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆168Updated this week
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Updated 7 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Posit Arithmetic Cores generated with FloPoCo☆27Updated last year
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆67Updated 6 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- ☆61Updated this week
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Updated 3 weeks ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 8 months ago
- ☆87Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆290Updated 3 weeks ago
- Python wrapper for verilator model☆92Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- The Task Parallel System Composer (TaPaSCo)☆114Updated 3 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- ☆104Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago