xman / numpy-posit
posit (unum type III) integrated Numpy
☆14Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for numpy-posit
- Open-Source Posit RISC-V Core with Quire Capability☆44Updated last year
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- Posit Arithmetic Cores generated with FloPoCo☆23Updated 4 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆20Updated 2 years ago
- ☆27Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- A Deep Learning Framework for the Posit Number System☆23Updated 3 months ago
- CGRA framework with vectorization support.☆19Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated 2 weeks ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 10 months ago
- A floating-point matrix multiplication implemented in hardware☆29Updated 3 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆92Updated 7 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- ☆15Updated 3 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Hot & Spicy tool suite☆23Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago