xman / numpy-posit
posit (unum type III) integrated Numpy
☆14Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for numpy-posit
- Universal number Posit HDL Arithmetic Architecture generator☆52Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago
- ☆27Updated 5 years ago
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- ☆19Updated last week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- Posit Arithmetic Cores generated with FloPoCo☆23Updated 5 months ago
- Drop-in replacement for IEEE Float☆40Updated 4 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆44Updated this week
- Probably correct posit prototype for python☆17Updated 5 years ago
- ☆33Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Integration test for entire CGRA flow☆12Updated 4 years ago
- A Deep Learning Framework for the Posit Number System☆23Updated 3 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- Library of approximate arithmetic circuits☆51Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 4 months ago
- ☆11Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- first-order deep learning accelerator model☆18Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆60Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Models and examples built with hls4ml☆12Updated 4 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆15Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago