jankralx / comparator_dpdLinks
Adaptation of a predistorter (DPD) to linarize a power amplifier (PA) with a comparator in the feedback, based on the direct learning architecture (DLA).
☆11Updated 2 years ago
Alternatives and similar repositories for comparator_dpd
Users that are interested in comparator_dpd are comparing it to the libraries listed below
Sorting:
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- OpenDPD is an end-to-end learning framework built in PyTorch for power amplifier (PA) modeling and digital pre-distortion (DPD). You are …☆73Updated last month
- ☆45Updated 2 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- ☆11Updated 7 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆62Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 11 months ago
- ☆14Updated 5 years ago
- FIR and LMS filter implementations in FPGAs☆13Updated 5 years ago
- equalizer code☆61Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- Digital predistortion with sample selection methods.☆17Updated 5 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆80Updated 8 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Python library for SerDes modelling☆70Updated 11 months ago
- 最小和算法实现☆10Updated 4 years ago
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆15Updated last year
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆78Updated 5 months ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago