basil2000 / Modulator-Verilog-
Implementation of BPSK QPSK ASK and FSK
☆13Updated 4 years ago
Alternatives and similar repositories for Modulator-Verilog-:
Users that are interested in Modulator-Verilog- are comparing it to the libraries listed below
- LDPC编码解码matlab代码和Verilog代码及资料☆44Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- NMS_decode☆12Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆93Updated 7 months ago
- 最小和算法实现☆11Updated 4 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆123Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Toy OFDM Communication System with FPGA☆11Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- ☆12Updated 3 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆7Updated 6 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆40Updated 8 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆27Updated 3 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- FIR implemention with Verilog☆46Updated 5 years ago
- Verilog Code for I2C Protocol☆16Updated 4 years ago
- this repository is vim cfg for verilog.☆43Updated 6 months ago