basil2000 / Modulator-Verilog-Links
Implementation of BPSK QPSK ASK and FSK
☆13Updated 4 years ago
Alternatives and similar repositories for Modulator-Verilog-
Users that are interested in Modulator-Verilog- are comparing it to the libraries listed below
Sorting:
- NMS_decode☆13Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- 最小和算法实现☆10Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆154Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆10Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- ☆12Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆7Updated 3 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 6 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆78Updated 5 months ago
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago
- image processing based FPGA☆108Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆177Updated 7 years ago