basil2000 / Modulator-Verilog-Links
Implementation of BPSK QPSK ASK and FSK
☆13Updated 4 years ago
Alternatives and similar repositories for Modulator-Verilog-
Users that are interested in Modulator-Verilog- are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- NMS_decode☆13Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- 最小和算法实现☆10Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Verilog实现OFDM基带☆43Updated 9 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆148Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆27Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- ☆12Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆177Updated 7 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆7Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- matlab☆14Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- verilog☆21Updated last year
- DVB-S2 LDPC Decoder☆27Updated 10 years ago