arun1993 / FPGA-Wireless-communication-blocksLinks
Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS
☆24Updated 4 years ago
Alternatives and similar repositories for FPGA-Wireless-communication-blocks
Users that are interested in FPGA-Wireless-communication-blocks are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- NMS_decode☆15Updated 5 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 5 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆27Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆61Updated 6 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆22Updated 11 months ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆44Updated 8 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- LMS sound filtering by Verilog☆40Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- My code repositry for common use.☆23Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- ☆19Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆14Updated 5 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆25Updated last year
- 最小和算法实现☆10Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆17Updated 2 years ago