Alternatives and similar repositories for fpga-filter-implementation

Users that are interested in fpga-filter-implementation are comparing it to the libraries listed below

• maxs-well / LMS-sound-filtering-by-Verilog
  LMS sound filtering by Verilog
  ☆43Updated 5 years ago
• LindaYeyeye / Asynchronous-Fifo
  asynchronous fifo based on verilog
  ☆13Updated 3 years ago
• minhna1112 / AdaptiveFilter-LMS-Verilog
  Class Project - Digital Signal Processing
  ☆15Updated 4 years ago
• DexWen / LMS-Adaptive-filter
  LMS-Adaptive Filter implement using verilog and Matlab
  ☆48Updated 9 years ago
• MongooseOrion / Audio_Time_Freq_Process_and_Trans
  FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.
  ☆15Updated 8 months ago
• IA-C-Lab-Fudan / KWS-SoC
  This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.
  ☆54Updated 5 years ago
• qiujianben / Active-Noise-Control---DSP2017
  A project on Digital Signal Processing as a part of B.Tech Sem VI
  ☆26Updated 8 years ago
• lauchinyuan / FPGA_QPSK-modem
  A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
  ☆202Updated 2 years ago
• lisliyongming / JESD204B
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆23Updated 6 years ago
• echoPinkApple / bilinear
  Bilinear interpolation realizes image scaling based on FPGA
  ☆29Updated 5 years ago
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆62Updated 6 years ago
• AlexKly / Simple-Voice-Activity-Detector-using-MFCC-based-on-FPGA-Kintex
  Voice Activity Detector based on MFCC features and DNN model
  ☆29Updated 2 years ago
• xkwook / stm32-anc
  STM32 F4 based Active Noise Control for specially developed PCB board.
  ☆17Updated 4 years ago
• jjejdhhd / License-Plate-Recognition-FPGA
  基于FPGA进行车牌识别
  ☆85Updated 2 years ago
• ziruizhu / ofdm
  Toy OFDM Communication System with FPGA
  ☆12Updated 4 years ago
• Hyacinth2333 / QC_LDPC-ECC
  NMS_decode
  ☆15Updated 5 years ago
• C-H-Chien / FPGA_SIFT-LES
  Integration of SIFT and LES Algorithms
  ☆14Updated last year
• HeLiangHIT / polyphase_filter_prj
  哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。
  ☆93Updated 8 years ago
• ajackevic / ELEC5882
  The Design and Implementation of a Pulse Compression Filter on an FPGA.
  ☆32Updated 4 years ago
• Grootzz / Verilog-FIR
  FIR implemention with Verilog
  ☆50Updated 6 years ago
• MasLiang / CNN-On-FPGA
  FPGA
  ☆159Updated last year
• suisuisi / AXI4-Stream-FIR-filter
  AXI4-Stream FIR filter IP
  ☆19Updated 3 years ago
• suisuisi / FPGA
  FPGA
  ☆126Updated 5 years ago
• WzyNoEmo / video-capture-and-process
  This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…
  ☆18Updated 2 years ago
• chinmaysahu / LMS-itsVariants
  Various adaptive signal processing algorithms such as LMS, Block LMS, FDAF, Levinson Durbin algorithms have been studied and implemented.…
  ☆10Updated 6 years ago
• Lcrypto / FEC-Archive-Verilog
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆79Updated 2 years ago
• Elrori / FMCW_Radar
  FMCW Radar verilog project
  ☆32Updated 5 years ago
• lulf0020 / Behavior-modeling-of-PLL
  MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/
  ☆10Updated 3 years ago
• CY0807 / BRAM_DDR3_HDMI
  在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。
  ☆31Updated 2 years ago
• Lexiang-Shen / LeNet-5-on-FPGA
  本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。
  ☆34Updated last year