erbanhun / ZTE_DPDLinks
☆11Updated 7 years ago
Alternatives and similar repositories for ZTE_DPD
Users that are interested in ZTE_DPD are comparing it to the libraries listed below
Sorting:
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- LMS sound filtering by Verilog☆41Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- FIR filter implementation☆27Updated 5 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆17Updated 4 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Updated 7 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- FPGA Technology Exchange Group相关文件管理☆49Updated last week
- FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.☆23Updated 5 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆66Updated 3 years ago
- 基于Verilog实现的全数字锁相环☆37Updated 3 years ago
- USB2.0 Verilog☆18Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆44Updated 8 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆51Updated last year
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆16Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆35Updated 11 months ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆51Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- All digital PLL☆28Updated 7 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 5 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated this week
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆27Updated 2 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 8 years ago