HeLiangHIT / polyphase_filter_prj
哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。
☆77Updated 7 years ago
Alternatives and similar repositories for polyphase_filter_prj:
Users that are interested in polyphase_filter_prj are comparing it to the libraries listed below
- Verilog实现OFDM基带☆42Updated 9 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆125Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- UESTC-雷达信号产生与处理的设计与验证☆20Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- NMS_decode☆11Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward …☆60Updated last year
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆15Updated 6 months ago
- Toy OFDM Communication System with FPGA☆11Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆45Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆94Updated 6 years ago
- My code repositry for common use.☆22Updated 3 years ago
- Symbol Timing Synchronization Simulation☆68Updated 2 years ago
- 基于FPGA的数字调制系统 :实现m序列作为信源,并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆15Updated 3 years ago
- equalizer code☆52Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆31Updated 6 months ago
- ☆15Updated 2 years ago
- ☆44Updated 2 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆13Updated 3 years ago
- FIR implemention with Verilog☆46Updated 5 years ago
- ☆18Updated 2 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆170Updated 6 years ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆66Updated last year