HeLiangHIT / polyphase_filter_prj
哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。
☆78Updated 8 years ago
Alternatives and similar repositories for polyphase_filter_prj
Users that are interested in polyphase_filter_prj are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆42Updated 9 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆142Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- NMS_decode☆13Updated 4 years ago
- Symbol Timing Synchronization Simulation☆66Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆35Updated 8 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated last year
- UESTC-雷达信号产生与处理的设计与验证☆20Updated 5 years ago
- Using Software Designed Radio to transmit & receive FM signal☆45Updated 7 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆17Updated 3 years ago
- 通信系统类书籍(无线通信，数字通信，信号系统，通信原理等)☆48Updated 3 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆97Updated 7 years ago
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- ☆11Updated 7 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆18Updated 7 months ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆178Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆101Updated 10 months ago
- matlab☆14Updated 6 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆40Updated 6 years ago