HeLiangHIT / polyphase_filter_prj
哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。
☆74Updated 7 years ago
Alternatives and similar repositories for polyphase_filter_prj:
Users that are interested in polyphase_filter_prj are comparing it to the libraries listed below
- Verilog实现OFDM基带☆40Updated 8 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆117Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- UESTC-雷达信号产生与处理的设计与验证☆20Updated 5 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆44Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆38Updated 8 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆23Updated 3 months ago
- Symbol Timing Synchronization Simulation☆64Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- equalizer code☆44Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆58Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆18Updated 4 years ago
- FIR filter implementation☆23Updated 4 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆166Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- 最小和算法实现☆11Updated 4 years ago
- NMS_decode☆12Updated 4 years ago
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆16Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …