hhping / LDPC_en-decoderLinks
LDPC编码解码matlab代码和Verilog代码及资料
☆47Updated 7 years ago
Alternatives and similar repositories for LDPC_en-decoder
Users that are interested in LDPC_en-decoder are comparing it to the libraries listed below
Sorting:
- NMS_decode☆15Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆25Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆169Updated last year
- 基于Matlab的LDPC编解码算法实现及LDPC码性能测试。Implementation of LDPC Encoding and Decoding Algorithm Based on Matlab and Performance Testing of LDPC Cod…☆112Updated last year
- 最小和算法实现☆10Updated 5 years ago
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆63Updated 6 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆32Updated last year
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆64Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Exact BP decoder. EG, PG, PEG-ACE, 80211n, 80216e LDPC codes. Many modulation schemes.☆117Updated 6 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆49Updated 4 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆24Updated 11 months ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆40Updated 6 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆12Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- This is the Matlab realization of Polar Decoders, including CA-SCL, Fast CA-SCL and BP decoder.☆179Updated 5 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆100Updated 7 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆119Updated last year
- Symbol Timing Synchronization Simulation☆68Updated 3 years ago
- equalizer code☆65Updated last year
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆29Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆41Updated 11 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- 对不同码长不同码率的ldpc码进行编码仿真☆15Updated 5 years ago