Alternatives and similar repositories for LDPC_en-decoder:

Users that are interested in LDPC_en-decoder are comparing it to the libraries listed below

• Hyacinth2333 / QC_LDPC-ECC
  NMS_decode
  ☆12Updated 4 years ago
• arun1993 / FPGA-Wireless-communication-blocks
  Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS
  ☆21Updated 4 years ago
• biren15 / Design-and-Verification-of-LDPC-Decoder
  - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …
  ☆50Updated 7 years ago
• freedomhust / LDPC_MS
  最小和算法实现
  ☆11Updated 4 years ago
• sudhamshu091 / ldpc-encoder-decoder
  ☆12Updated 3 years ago
• Spartak0s / Polar-Codes-Hardware-VHDL
  Polar Codes Implementation on Vhdl
  ☆12Updated 8 years ago
• PKU-HunterWu / LDPC-Encoder-Decoder
  基于Matlab的LDPC编解码算法实现及LDPC码性能测试
  ☆84Updated 8 months ago
• Lcrypto / FEC-Archive-Verilog
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆59Updated last year
• Lcrypto / Construct-Long-Length-Block-and-Convolutional-MET-QC-LDPC-
  construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…
  ☆29Updated 8 months ago
• cea-wind / hls_ldpc_dec
  Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
  ☆37Updated 5 years ago
• robmaunder / ldpc-3gpp-matlab
  Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15
  ☆46Updated 3 years ago
• Lcrypto / Density-Evolution-AWGN
  Density evolution for LDPC codes construction under AWGN-channel: reciprocal-channel approximation (RCA), Gaussian Evolution, Covariance …
  ☆40Updated 10 months ago
• cea-wind / LDPCC
  Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.
  ☆60Updated 6 years ago
• sainathiyer / Hardware-Implementation-of-Polar-Code-for-5G-Application-on-FPGA
  Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…
  ☆16Updated 3 years ago
• YuYongRun / LDPC
  Exact BP decoder. EG, PG, PEG-ACE, 80211n, 80216e LDPC codes. Many modulation schemes.
  ☆109Updated 5 years ago
• aff3ct / polar_decoder_gen
  This project is made to generate Polar decoders (unrolled decoders).
  ☆13Updated 4 years ago
• yugithub / OFDM-baseband
  Verilog实现OFDM基带
  ☆42Updated 9 years ago
• simgunz / 802.11n-ldpc
  A matlab implementation of the 802.11n LDPC encoder and decoder
  ☆61Updated 3 years ago
• phthinh / OFDM_802_11
  IEEE 802.11 OFDM-based transceiver system
  ☆31Updated 7 years ago
• ziruizhu / ofdm
  Toy OFDM Communication System with FPGA
  ☆11Updated 3 years ago
• wangyuxiao2000 / ccsds-ldpc
  ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
  ☆15Updated 4 months ago
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆54Updated 5 years ago
• liuguangxi / wifi_ldpc_codec
  Wi-Fi LDPC codec Verilog IP core
  ☆17Updated 5 years ago
• Lcrypto / Protograph_EXIT_chart
  Simple implementation (polynomial approx.) of Protograph EXIT-chart (PEXIT) for estimation of iterative decoding threshold of LDPC codes …
  ☆17Updated last year
• Lcrypto / trapping-sets-enumeration
  Importance Sampling and Linear Programming based Enumerating and Weighing of Trapping sets in LDPC codes, ISING models and related DNN A…
  ☆20Updated 4 months ago
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆93Updated 7 months ago
• elf7856 / LDPC----
  对不同码长不同码率的ldpc码进行编码仿真
  ☆14Updated 4 years ago
• freecores / dvb_s2_ldpc_decoder
  DVB-S2 LDPC Decoder
  ☆27Updated 10 years ago
• robmaunder / exit-matlab
  Tools for plotting Extrinsic Information Transfer (EXIT) charts in Matlab
  ☆15Updated 2 years ago
• jfoshea / Viterbi-Decoder-in-Verilog
  An efficient implementation of the Viterbi decoding algorithm in Verilog
  ☆51Updated 11 months ago