hhping / LDPC_en-decoder
LDPC编码解码matlab代码和Verilog代码及资料
☆45Updated 6 years ago
Alternatives and similar repositories for LDPC_en-decoder:
Users that are interested in LDPC_en-decoder are comparing it to the libraries listed below
- NMS_decode☆12Updated 4 years ago
- 最小和算法实现☆11Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆51Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- ☆12Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- 基于Matlab的LDPC编解码算法实现及LDPC码性能测试☆88Updated 8 months ago
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆61Updated 6 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆29Updated 9 months ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 5 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- Density evolution for LDPC codes construction under AWGN-channel: reciprocal-channel approximation (RCA), Gaussian Evolution, Covariance …☆41Updated 11 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆47Updated 4 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆61Updated 3 years ago
- Importance Sampling and Linear Programming based Enumerating and Weighing of Trapping sets in LDPC codes, ISING models and related DNN A…☆20Updated 5 months ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆123Updated last year
- Simple implementation (polynomial approx.) of Protograph EXIT-chart (PEXIT) for estimation of iterative decoding threshold of LDPC codes …☆18Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- 对不同码长不同码率的ldpc码进行编码仿真☆14Updated 5 years ago
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆94Updated 8 months ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆14Updated 5 years ago
- Polar encoding & decoding☆11Updated 5 years ago
- Exact BP decoder. EG, PG, PEG-ACE, 80211n, 80216e LDPC codes. Many modulation schemes.☆112Updated 5 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆13Updated 4 years ago