hhping / LDPC_en-decoderLinks
LDPC编码解码matlab代码和Verilog代码及资料
☆47Updated 7 years ago
Alternatives and similar repositories for LDPC_en-decoder
Users that are interested in LDPC_en-decoder are comparing it to the libraries listed below
Sorting:
- NMS_decode☆15Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- 基于Matlab的LDPC编解码算法实现及LDPC码性能测试。Implementation of LDPC Encoding and Decoding Algorithm Based on Matlab and Performance Testing of LDPC Cod…☆120Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- 最小和算法实现☆10Updated 5 years ago
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆65Updated 7 years ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- Polar Codes Implementation on Vhdl☆15Updated 9 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆199Updated 2 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆65Updated 4 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆34Updated last year
- 对不同码长不同码率的ldpc码进行编码仿真☆17Updated 5 years ago
- This is the Matlab realization of Polar Decoders, including CA-SCL, Fast CA-SCL and BP decoder.☆187Updated 6 years ago
- Symbol Timing Synchronization Simulation☆76Updated 3 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆50Updated 4 years ago
- Exact BP decoder. EG, PG, PEG-ACE, 80211n, 80216e LDPC codes. Many modulation schemes.☆124Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- Verilog实现OFDM基带☆45Updated 9 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- List of open source channel coding projects and libraries.☆132Updated 4 years ago
- 在FPGA中将图像数据输入到DDR3中，再输送到HDMI接 口上进行显示。☆31Updated 2 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆107Updated 7 years ago
- Simple implementation (polynomial approx.) of Protograph EXIT-chart (PEXIT) for estimation of iterative decoding threshold of LDPC codes …☆22Updated 5 months ago
- Density evolution for LDPC codes construction under AWGN-channel: reciprocal-channel approximation (RCA), Gaussian Evolution, Covariance …☆44Updated last year
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆25Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆128Updated last week