Floral / Pose-Detection-of-MPU6050-Based-on-FPGALinks
FPGA implementation of pose detection with Kalman filter. (verilog)
☆35Updated 3 years ago
Alternatives and similar repositories for Pose-Detection-of-MPU6050-Based-on-FPGA
Users that are interested in Pose-Detection-of-MPU6050-Based-on-FPGA are comparing it to the libraries listed below
Sorting:
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆38Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- fpga跑sobel识别算法☆36Updated 4 years ago
- 2022 年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆33Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆213Updated last year
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 2 months ago
- Gigabit Ethernet UDP communication driver☆77Updated 5 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- FPGA☆125Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆25Updated last week
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- ☆62Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago