Floral / Pose-Detection-of-MPU6050-Based-on-FPGALinks
FPGA implementation of pose detection with Kalman filter. (verilog)
☆35Updated 3 years ago
Alternatives and similar repositories for Pose-Detection-of-MPU6050-Based-on-FPGA
Users that are interested in Pose-Detection-of-MPU6050-Based-on-FPGA are comparing it to the libraries listed below
Sorting:
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆36Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆54Updated last year
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆73Updated 3 years ago
- FPGA☆127Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆101Updated 2 years ago
- image processing based FPGA☆115Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆30Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated last month
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆110Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆56Updated 2 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- ☆141Updated 10 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆22Updated 5 years ago