Floral / Pose-Detection-of-MPU6050-Based-on-FPGA
FPGA implementation of pose detection with Kalman filter. (verilog)
☆33Updated 2 years ago
Alternatives and similar repositories for Pose-Detection-of-MPU6050-Based-on-FPGA:
Users that are interested in Pose-Detection-of-MPU6050-Based-on-FPGA are comparing it to the libraries listed below
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆34Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆31Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated last year
- 视频旋转（2019FPGA大赛）☆33Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无 线SOC设计☆21Updated last year
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆85Updated 7 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago
- fpga跑sobel识别算法☆29Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 2 weeks ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- ☆36Updated 9 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆17Updated last year
- ☆28Updated 5 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- FPGA☆122Updated 4 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- I2C Master and Slave☆33Updated 9 years ago
- 帧差法运动目标检测，基于ZYNQ7020☆61Updated 3 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago