lauchinyuan / FPGA_QPSK-modemView external linksLinks
A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
☆209Nov 29, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_QPSK-modem
Users that are interested in FPGA_QPSK-modem are comparing it to the libraries listed below
Sorting:
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Oct 9, 2024Updated last year
- matlab☆16Nov 8, 2018Updated 7 years ago
- Hardware Viterbi Decoder in verilog☆29May 28, 2019Updated 6 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Mar 15, 2019Updated 6 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62May 18, 2019Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆44Dec 30, 2023Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆60Mar 15, 2024Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆113Jan 28, 2026Updated 2 weeks ago
- ☆18Jun 15, 2022Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Apr 28, 2023Updated 2 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆23Jun 4, 2021Updated 4 years ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- NUT2NT+ hardware and gateware sources☆26Apr 27, 2020Updated 5 years ago
- 0 - 32 MHz full spectrum and SDR Receiver with a very cheap FPGA board☆49Aug 20, 2024Updated last year
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- TV transmitter and receiver through RTL-SDR, for educational purposes☆11Oct 27, 2017Updated 8 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 5 years ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆14Jan 24, 2022Updated 4 years ago
- ☆68Sep 18, 2021Updated 4 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆553Sep 13, 2022Updated 3 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- ☆12Jul 29, 2016Updated 9 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆13Jan 14, 2020Updated 6 years ago
- ☆15Nov 28, 2023Updated 2 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- % Phased Array Antenna, Radiation Pattern and Array Configuration % Phased array consisting of N lined up individual isotropic antennas …☆13Oct 28, 2017Updated 8 years ago
- Solution for GBSense Challenge 2022 http://www.gbsense.net/challenge/☆15May 12, 2023Updated 2 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆13Mar 29, 2020Updated 5 years ago
- Implementation of BPSK QPSK ASK and FSK☆15Aug 7, 2020Updated 5 years ago
- ☆33Jun 11, 2021Updated 4 years ago
- 这是福州大学通信原理课程设计——2ASK，2FSK，2PSK等调制解调系统的仿真实现☆36Jul 20, 2021Updated 4 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year