lauchinyuan / FPGA_QPSK-modemLinks
A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
☆202Updated 2 years ago
Alternatives and similar repositories for FPGA_QPSK-modem
Users that are interested in FPGA_QPSK-modem are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- NMS_decode☆15Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆50Updated last year
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆84Updated 9 months ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆94Updated 8 years ago
- 基于FPGA进行车牌识别☆86Updated 2 years ago
- Verilog实现OFDM基带☆45Updated 9 years ago
- Toy OFDM Communication System with FPGA☆12Updated 4 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- FPGA☆127Updated 5 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆64Updated 2 weeks ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆31Updated 2 years ago
- ☆18Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- 基于Verilog实现的全数字锁相环☆42Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- FPGA implementation of pose detection with Kalman filter. (verilog)☆37Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆129Updated last month
- verilog☆21Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- 最小和算法实现☆10Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆57Updated 4 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆27Updated 7 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- 2023集创赛紫光同创杯一等奖项目☆142Updated 2 years ago