A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
☆227Nov 29, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_QPSK-modem
Users that are interested in FPGA_QPSK-modem are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dual-Mode PSK Transceiver on SDR With FPGA☆55Oct 9, 2024Updated last year
- matlab☆16Nov 8, 2018Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆63May 18, 2019Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 6 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Mar 15, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆49Dec 30, 2023Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆62Mar 15, 2024Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- ☆68Sep 18, 2021Updated 4 years ago
- NUT2NT+ hardware and gateware sources☆27Apr 27, 2020Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆116Jan 28, 2026Updated 3 months ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆25Jun 4, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- ☆18Jun 15, 2022Updated 3 years ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆82Apr 28, 2023Updated 3 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- ☆12Jul 29, 2016Updated 9 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆21Oct 28, 2024Updated last year
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- OFDM channel estimation and equalization☆173Aug 22, 2021Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆30Jul 21, 2019Updated 6 years ago
- ☆18Jan 19, 2026Updated 3 months ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆13Mar 22, 2024Updated 2 years ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆578Sep 13, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆15Jan 24, 2022Updated 4 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆31Mar 4, 2023Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 4 months ago
- PyBF: Python Ultrasound Beamformer☆24Oct 20, 2025Updated 6 months ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- Solution for GBSense Challenge 2022 http://www.gbsense.net/challenge/☆15May 12, 2023Updated 2 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago