lauchinyuan / FPGA_QPSK-modemLinks
A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
☆172Updated last year
Alternatives and similar repositories for FPGA_QPSK-modem
Users that are interested in FPGA_QPSK-modem are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆29Updated 2 years ago
- NMS_decode☆15Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated 11 months ago
- 基于FPGA进行车牌识别☆78Updated last year
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆85Updated 8 years ago
- verilog☆21Updated 2 years ago
- ☆17Updated 3 years ago
- FPGA☆127Updated 5 years ago
- 最小和算法实现☆10Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated last month
- FPGA Technology Exchange Group相关文件管理☆53Updated 3 weeks ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- 基于Verilog实现的全数字锁相环☆40Updated 3 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆75Updated 6 months ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆24Updated last year
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆127Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆30Updated 10 months ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆652Updated 2 years ago