A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
☆253Nov 29, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_QPSK-modem
Users that are interested in FPGA_QPSK-modem are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dual-Mode PSK Transceiver on SDR With FPGA☆60Oct 9, 2024Updated 2 years ago
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆156Aug 28, 2026Updated last month
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆68May 18, 2019Updated 7 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆24Oct 1, 2024Updated 2 years ago
- matlab☆16Nov 8, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆44Mar 15, 2019Updated 7 years ago
- ❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI☆18Mar 28, 2018Updated 8 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆26Jun 4, 2021Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- An AXI DDR3 SDRAM controller for FPGA☆50Dec 30, 2023Updated 2 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- ☆16Nov 28, 2023Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆63Mar 15, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 10 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Jan 28, 2026Updated 8 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆614Sep 13, 2022Updated 4 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 9 months ago
- NUT2NT+ hardware and gateware sources☆26Apr 27, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆16May 13, 2022Updated 4 years ago
- 基于Verilog实现的全数字锁相环☆45Dec 6, 2021Updated 4 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 6 years ago
- Over-engineered SDR development board☆57Mar 26, 2026Updated 6 months ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated 9 months ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆22Oct 28, 2024Updated last year
- IEEE 802.11 OFDM-based transceiver system☆49Dec 15, 2017Updated 8 years ago
- This repo contains simulation code for DI-S-MMSE Turbo Equalizer and LMMSE Equalizer applied to OTFS Modulation.☆81Oct 17, 2023Updated 2 years ago
- OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…☆43Aug 13, 2022Updated 4 years ago
- A Matlab code for the "Maximum Likelihood Sequence Detection" for any CPM modulation (GMSK-RECT-RC....) using the Viterbi Algorithm.☆26Jun 13, 2021Updated 5 years ago
- 这是福州大学通信原理课程设计——2ASK，2FSK，2PSK等调制解调系统的仿真实现☆38Jul 20, 2021Updated 5 years ago