lauchinyuan / FPGA_QPSK-modemLinks
A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
☆166Updated last year
Alternatives and similar repositories for FPGA_QPSK-modem
Users that are interested in FPGA_QPSK-modem are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- NMS_decode☆15Updated 5 years ago
- 在FPGA中将图像数据输入到DDR3中 ,再输送到HDMI接口上进行显示。☆27Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- 基于FPGA进行车牌识别☆78Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- Vivado诸多IP,包括图像处理等☆225Updated last year
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆84Updated 8 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆69Updated 5 months ago
- FPGA☆127Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- 基于Verilog实现的全数字锁相环☆37Updated 3 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆49Updated last year
- 2023集创赛紫光同创杯一等奖项目☆120Updated last year
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- image processing based FPGA☆113Updated 3 years ago
- verilog☆21Updated 2 years ago
- ☆17Updated 3 years ago
- LMS sound filtering by Verilog☆40Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated 3 weeks ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 7 years ago
- 最小和算法实现☆10Updated 5 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆626Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆131Updated 2 weeks ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆50Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆241Updated last year