wuhy68 / ChatEDAv1
ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
☆18Updated 6 months ago
Alternatives and similar repositories for ChatEDAv1:
Users that are interested in ChatEDAv1 are comparing it to the libraries listed below
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆43Updated last year
- ☆46Updated 3 months ago
- ☆29Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- ☆74Updated this week
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆33Updated last month
- ☆19Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated 3 weeks ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆120Updated 3 months ago
- ☆23Updated 9 months ago
- ☆29Updated last month
- ☆148Updated 6 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆25Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆77Updated 2 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆132Updated 3 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆140Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆16Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆34Updated last week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆24Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 months ago
- ☆23Updated 3 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆15Updated 3 months ago
- ☆68Updated last month
- ☆14Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Updated last year