wuhy68 / ChatEDAv1
ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
☆14Updated 2 months ago
Related projects: ⓘ
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- ☆15Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- ☆39Updated 2 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆37Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆107Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆16Updated last week
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated 11 months ago
- An open-source benchmark for generating design RTL with natural language☆59Updated 2 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆16Updated 3 months ago
- ☆18Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆43Updated 3 months ago
- ☆67Updated 8 months ago
- ☆114Updated 2 months ago
- This is a repo to store circuit design datasets☆15Updated 8 months ago
- Problems and Results of IWLS 2023 Programming Contest☆14Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆34Updated last year
- LLM4HWDesign Starting Toolkit☆15Updated this week
- ☆53Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 weeks ago
- Verilog evaluation benchmark for large language model☆158Updated 3 weeks ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆118Updated 3 months ago
- ☆29Updated 11 months ago
- ACM TODAES Best Paper Award, 2022☆23Updated 10 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- ☆15Updated 2 years ago
- Simple Python interface for ABC☆21Updated last year