Alternatives and similar repositories for RSFQlib

Users that are interested in RSFQlib are comparing it to the libraries listed below

• JoeyDelp / JoSIM
  Superconductor Circuit Simulator
  ☆101Updated last month
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• SNU-HPCS / CryoModel
  ☆15Updated 2 years ago
• ncsu-eda / FreePDK3
  ☆187Updated 4 years ago
• rubenvanstaden / spira
  Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
  ☆18Updated 6 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆333Updated 2 weeks ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆200Updated 5 years ago
• ucb-art / BAG_framework
  ☆159Updated 3 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆70Updated 11 months ago
• supadupaplex / pfecap
  Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
  ☆29Updated 5 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆279Updated last month
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆386Updated 3 weeks ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆179Updated 2 months ago
• The-OpenROAD-Project / asap7
  ☆232Updated 10 months ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆223Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 3 months ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆308Updated 3 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆177Updated last year
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆226Updated 2 months ago
• pkuzjx / eda-collection
  ☆109Updated 6 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 3 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆129Updated 2 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190Updated 8 months ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆200Updated 3 weeks ago
• chipsalliance / silicon-notebooks
  ☆173Updated 2 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆267Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆127Updated 2 weeks ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated this week
• uvahotspot / HotSpot
  HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.
  ☆149Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆274Updated 4 months ago