Alternatives and similar repositories for RSFQlib

Users that are interested in RSFQlib are comparing it to the libraries listed below

• JoeyDelp / JoSIM
  Superconductor Circuit Simulator
  ☆99Updated 3 weeks ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆201Updated last year
• rubenvanstaden / spira
  Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.
  ☆18Updated 6 years ago
• SNU-HPCS / CryoModel
  ☆15Updated 2 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆328Updated last week
• lsils / mockturtle
  C++ logic network library
  ☆272Updated 3 months ago
• supadupaplex / pfecap
  Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
  ☆29Updated 5 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆224Updated last month
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆189Updated 7 months ago
• ucb-art / BAG_framework
  ☆158Updated 3 years ago
• ncsu-eda / FreePDK3
  ☆183Updated 4 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆178Updated last month
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆263Updated last year
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆196Updated 5 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆275Updated last month
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆223Updated last year
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆136Updated last year
• pkuzjx / eda-collection
  ☆108Updated 6 years ago
• The-OpenROAD-Project / asap7
  ☆223Updated 9 months ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆383Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆127Updated last week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆304Updated 2 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆111Updated 2 months ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆246Updated 5 years ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆308Updated 2 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆176Updated last year
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆94Updated 5 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆69Updated 10 months ago
• uvahotspot / HotSpot
  HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.
  ☆146Updated 2 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆59Updated 5 years ago