sunmagnetics / RSFQlibLinks
RSFQ cell library
☆39Updated 2 years ago
Alternatives and similar repositories for RSFQlib
Users that are interested in RSFQlib are comparing it to the libraries listed below
Sorting:
- Superconductor Circuit Simulator☆86Updated last month
- Showcase examples for EPFL logic synthesis libraries☆195Updated last year
- ☆168Updated 4 years ago
- C++ logic network library☆247Updated 3 weeks ago
- ☆15Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.☆16Updated 5 years ago
- EPFL logic synthesis benchmarks☆209Updated last month
- ☆311Updated 2 months ago
- Machine Generated Analog IC Layout☆248Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- ☆105Updated 5 years ago
- ☆39Updated 2 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆27Updated 5 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated last week
- ☆148Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆259Updated last month
- EDA physical synthesis optimization kit☆60Updated last year
- ☆186Updated 5 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- A logic synthesis tool☆78Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆290Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆173Updated last month