dan-fritchman / Spice21Links
SPICE for the 21st Century
☆36Updated 2 years ago
Alternatives and similar repositories for Spice21
Users that are interested in Spice21 are comparing it to the libraries listed below
Sorting:
- Integrated Circuit Layout☆54Updated 4 months ago
- An innovative Verilog-A compiler☆157Updated 10 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆70Updated this week
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆79Updated 6 months ago
- Interchange formats for chip design.☆31Updated last month
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 4 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆15Updated this week
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Updated 5 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆119Updated last month
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- ☆41Updated 2 years ago
- Top level CedarEDA integration package☆27Updated 8 months ago
- Hardware Description Library☆80Updated 2 months ago
- ☆47Updated 4 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 3 weeks ago
- Verilog-A simulation models☆74Updated last week
- skywater 130nm pdk☆28Updated 2 weeks ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆55Updated 4 years ago
- BAG framework☆40Updated 11 months ago
- The test suite for the Xyce Parallel Electronic Simulator☆4Updated 3 weeks ago
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated last year
- Logic circuit analysis and optimization☆43Updated 8 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Python bindings for ngspice simulation engine☆69Updated 5 years ago
- An innovative Verilog-A compiler☆23Updated 3 weeks ago
- Fixed point math library for SystemVerilog☆25Updated 7 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆32Updated last month
- Parsing and generating popular formats of circuit netlist☆36Updated 2 years ago