dan-fritchman / Spice21Links
SPICE for the 21st Century
☆36Updated 2 years ago
Alternatives and similar repositories for Spice21
Users that are interested in Spice21 are comparing it to the libraries listed below
Sorting:
- Integrated Circuit Layout☆54Updated 4 months ago
- An innovative Verilog-A compiler☆161Updated 10 months ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Updated 6 months ago
- ☆15Updated 4 months ago
- Top level CedarEDA integration package☆27Updated 8 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆170Updated last week
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆16Updated this week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 6 months ago
- Interchange formats for chip design.☆31Updated 2 months ago
- skywater 130nm pdk☆28Updated 2 weeks ago
- Hardware Description Library☆81Updated 3 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆76Updated this week
- An innovative Verilog-A compiler☆27Updated last month
- Verilog-A simulation models☆75Updated last week
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆79Updated 7 months ago
- Analog and RF blocks on Skywaters 130nm☆11Updated 2 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆56Updated 4 years ago
- Python bindings for ngspice simulation engine☆69Updated 5 years ago
- A modern schematic entry and simulation program☆70Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 5 months ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated last week
- System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…☆12Updated 9 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- mantle library☆44Updated 2 years ago
- An HDL embedded in Rust.☆199Updated last year
- ☆41Updated 2 years ago