dan-fritchman / Spice21

Related projects ⓘ

Alternatives and complementary repositories for Spice21

• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆48Updated 3 months ago
• colepoirier / doug
  Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21
  ☆15Updated 10 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated 3 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆41Updated 8 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆129Updated 3 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 8 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆69Updated 2 months ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated last month
• djg / verilated-rs
  Verilator Porcelain
  ☆38Updated last year
• lightwave-lab / zeropdk
  Zero PDK: python-based support for open source PDKs
  ☆26Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆41Updated last week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• google / bigspicy
  ☆38Updated last year
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆59Updated 10 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated last month
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆46Updated 4 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆28Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆12Updated 3 months ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆35Updated 11 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated last week
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆70Updated this week
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆53Updated last week
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆64Updated 4 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆83Updated last month
• parallella / openeda
  Open source EDA chip design flow
  ☆46Updated 7 years ago