Alternatives and similar repositories for Spice21

Users that are interested in Spice21 are comparing it to the libraries listed below

• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 7 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆32Updated 4 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆164Updated last year
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated 11 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆82Updated 5 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆89Updated 3 weeks ago
• google / bigspicy
  ☆41Updated 2 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆174Updated 2 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 8 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆51Updated 2 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆36Updated 2 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆43Updated last week
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆36Updated last week
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆63Updated last month
• dwarning / VA-Models
  Verilog-A simulation models
  ☆79Updated last month
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆39Updated 2 years ago
• os-chip-design / chip-design-intro
  Introduction to Chip Design
  ☆40Updated 4 months ago
• colepoirier / doug
  Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21
  ☆18Updated 8 months ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆28Updated last week
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆20Updated last year
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆84Updated 9 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆102Updated 7 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• mbalestrini / tinytapeout_gds_viewer
  ☆17Updated last month
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆57Updated 5 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆37Updated last month
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆72Updated 2 weeks ago
• peterkinget / MOSbiusBook
  For mosbius.org website
  ☆28Updated last month
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆122Updated 2 weeks ago