dan-fritchman / Spice21Links
SPICE for the 21st Century
☆37Updated 3 years ago
Alternatives and similar repositories for Spice21
Users that are interested in Spice21 are comparing it to the libraries listed below
Sorting:
- Integrated Circuit Layout☆57Updated 11 months ago
- Top level CedarEDA integration package☆28Updated last year
- Interchange formats for chip design.☆36Updated 3 weeks ago
- An innovative Verilog-A compiler☆177Updated last year
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆179Updated 2 months ago
- Hardware Description Library☆88Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆105Updated last week
- Parsing and generating popular formats of circuit netlist☆39Updated 3 years ago
- Zero PDK: python-based support for open source PDKs☆28Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Updated 6 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated last year
- For mosbius.org website☆29Updated 6 months ago
- ☆40Updated 2 years ago
- mantle library☆44Updated 3 years ago
- Easy access to OpenSource TCAD Tools☆41Updated last month
- skywater 130nm pdk☆40Updated 2 weeks ago
- Online viewer of Xschem schematic files☆28Updated last month
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆59Updated last month
- Introduction to Chip Design☆50Updated 2 weeks ago
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- An innovative Verilog-A compiler - reloaded☆37Updated last week
- Analog Circuit Simulator☆25Updated last year
- ☆59Updated 6 months ago
- Coriolis VLSI EDA Tool (LIP6)☆77Updated last week
- ☆17Updated 5 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Updated last month
- D3.js based wave (signal) visualizer☆67Updated 5 months ago
- Verilog-A simulation models☆91Updated 3 months ago