dan-fritchman / Spice21
SPICE for the 21st Century
☆30Updated 2 years ago
Alternatives and similar repositories for Spice21:
Users that are interested in Spice21 are comparing it to the libraries listed below
- Integrated Circuit Layout☆51Updated last month
- Top level CedarEDA integration package☆27Updated 5 months ago
- ☆40Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Updated 2 months ago
- ☆39Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆43Updated 3 months ago
- A modern schematic entry and simulation program☆68Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆48Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆76Updated 3 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆54Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- mantle library☆44Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆26Updated 3 weeks ago
- Logic circuit analysis and optimization☆35Updated 5 months ago
- Hardware Description Library☆79Updated last month
- An innovative Verilog-A compiler☆144Updated 7 months ago
- Interchange formats for chip design.☆29Updated last week
- skywater 130nm pdk☆27Updated last week
- Easy access to OpenSource TCAD Tools☆37Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 6 months ago
- Coriolis VLSI EDA Tool (LIP6)☆62Updated last month
- 21st century electronic design automation tools, written in Rust.☆29Updated this week
- BAG framework☆40Updated 8 months ago
- Parsing and generating popular formats of circuit netlist☆32Updated 2 years ago
- D3.js based wave (signal) visualizer☆61Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆114Updated 3 weeks ago