dan-fritchman / Spice21

Related projects ⓘ

Alternatives and complementary repositories for Spice21

• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆48Updated 3 months ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆69Updated 2 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated 2 months ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated last month
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆129Updated 2 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆94Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated 3 weeks ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆41Updated last week
• lightwave-lab / zeropdk
  Zero PDK: python-based support for open source PDKs
  ☆26Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆38Updated 4 months ago
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆39Updated 2 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆46Updated 4 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆22Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆37Updated last year
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆28Updated last year
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated last month
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 7 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆58Updated 9 months ago
• google / bigspicy
  ☆38Updated last year
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆54Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆54Updated this week
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆47Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated 3 weeks ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆12Updated 8 years ago