Alternatives and similar repositories for Spice21

Users that are interested in Spice21 are comparing it to the libraries listed below

• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 3 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 3 weeks ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆152Updated 9 months ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆55Updated 4 years ago
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated 7 months ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆33Updated 2 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆65Updated last month
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• google / bigspicy
  ☆41Updated 2 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 2 weeks ago
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆69Updated last week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆67Updated last week
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆14Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆80Updated last month
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆117Updated 2 weeks ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆78Updated 5 months ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆23Updated this week
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated last week
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆23Updated 6 months ago
• bogdanvuk / sydpy
  System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…
  ☆12Updated 9 years ago
• efabless / caravel_user_project_analog
  ☆46Updated 4 months ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• colepoirier / doug
  Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21
  ☆18Updated 4 months ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 10 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆40Updated 7 months ago
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆4Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year