crboth / AWGN_GeneratorLinks
FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method
☆10Updated 8 years ago
Alternatives and similar repositories for AWGN_Generator
Users that are interested in AWGN_Generator are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆22Updated 3 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆14Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 9 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated last month
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆71Updated 2 years ago
- A collection of Opal Kelly provided design resources☆16Updated 4 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Testbenches for HDL projects☆19Updated this week
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- MATLAB toolbox for ADI high speed converter products☆24Updated last week
- MATLAB toolbox for ADI transceiver products☆62Updated 3 months ago
- FMCW Radar verilog project☆32Updated 5 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆28Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- fft implemented by cordic algorithm (4-16384 point)☆9Updated last month
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆12Updated 4 months ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Updated 9 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago