crboth / AWGN_GeneratorLinks
FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method
☆10Updated 8 years ago
Alternatives and similar repositories for AWGN_Generator
Users that are interested in AWGN_Generator are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆23Updated 3 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆15Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆26Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- The implementation of AD9371 on KC705☆21Updated 2 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 3 years ago
- Testbenches for HDL projects☆20Updated last week
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆41Updated 6 years ago
- LDPC decoders for ARM processor☆11Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- MATLAB toolbox for ADI high speed converter products☆26Updated last month
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆40Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 5 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆116Updated last year