crboth / AWGN_GeneratorLinks
FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method
☆10Updated 9 years ago
Alternatives and similar repositories for AWGN_Generator
Users that are interested in AWGN_Generator are comparing it to the libraries listed below
Sorting:
- My code repositry for common use.☆23Updated 3 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 7 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 9 months ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 6 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆14Updated last month
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last month
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated last month
- Dual-Mode PSK Transceiver on SDR With FPGA☆49Updated last year
- Testbenches for HDL projects☆22Updated last week
- A collection of Opal Kelly provided design resources☆17Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆11Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- LDPC decoders for ARM processor☆12Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year