crboth / AWGN_Generator
FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method
☆10Updated 8 years ago
Alternatives and similar repositories for AWGN_Generator:
Users that are interested in AWGN_Generator are comparing it to the libraries listed below
- Gaussian noise generator Verilog IP core☆30Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆13Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆13Updated 4 years ago
- The source codes of the fast x86 LDPC decoder published☆25Updated 4 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆10Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Testbenches for HDL projects☆12Updated this week
- My code repositry for common use.☆22Updated 3 years ago
- Low Density Parity Check Decoder☆17Updated 8 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- Verilog IP Cores & Tests☆13Updated 6 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆94Updated 8 months ago
- ☆13Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆26Updated 3 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆11Updated 2 years ago