Hardware CD/CI and Development Containers ๐ข
โ11Jul 20, 2022Updated 4 years ago
Alternatives and similar repositories for hw-ci
Users that are interested in hw-ci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVMโ23Mar 9, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.โ13Nov 15, 2021Updated 4 years ago
- Coverviewโ31Jul 21, 2026Updated last week
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.โ10Aug 13, 2022Updated 3 years ago
- Location based Argumented Reality for three.jsโ12Jan 7, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits โข AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Generate python ctypes classes from C headers. Requires LLVM clangโ15Aug 14, 2024Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in pythonโ12Sep 23, 2022Updated 3 years ago
- Verilog (SystemVerilog) coding styleโ42Jan 7, 2019Updated 7 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, โฆโ51Jun 14, 2023Updated 3 years ago
- A hardware-optimized high-quality pseudorandom number generatorโ38Jun 6, 2026Updated last month
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt libraryโ11Nov 19, 2018Updated 7 years ago
- ๅพฎไฟกๅฐ็จๅบไน่ฎฐไบๆฌโ11Jun 6, 2018Updated 8 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workโฆโ10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)โ15Oct 26, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean โข AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- โ21Jul 8, 2025Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation fasterโ11Oct 14, 2021Updated 4 years ago
- parser for makepkg's .SRCINFO file formatโ19Jan 8, 2026Updated 6 months ago
- โ12Dec 27, 2022Updated 3 years ago
- FAQ for the SDR threadโ16Apr 15, 2016Updated 10 years ago
- Kotlin Robot and Vision Code for FRC Team 401's 2018 Robotโ10Jul 14, 2018Updated 8 years ago
- A Verilog Filelist parser in Rustโ11Mar 25, 2022Updated 4 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughputโ12Jul 7, 2026Updated 3 weeks ago
- VCD Parser for Node.jsโ11Jan 7, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off โข AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CLI tool for RTL design space exploration on top of Vivadoโ15Jun 5, 2023Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industryโ12Jul 6, 2023Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)โ124Oct 3, 2024Updated last year
- Customisable, thread-safe C11 memory allocator based off the K&R "storage allocator"โ13Jul 5, 2024Updated 2 years ago
- The open-source design system of Tree.lyโ37Jun 1, 2026Updated last month
- Sign off Arch Linux test packages (read-only mirror)โ14Feb 10, 2026Updated 5 months ago
- MIAOW2.0 FPGA implementable designโ12Oct 18, 2017Updated 8 years ago
- An Open Source Link Protocol and Controllerโ29Jul 26, 2021Updated 5 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration developmentโ12Mar 16, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer โข AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mastering FPGASIC Bookโ19Oct 26, 2025Updated 9 months ago
- SystemVerilog examples for a digital design courseโ14Mar 30, 2021Updated 5 years ago
- DES cracking machine on FPGAโ19Jul 7, 2019Updated 7 years ago
- A Rust string splitter taking quotes into accountโ16Aug 3, 2024Updated last year
- Processing System Makefilesโ17Jul 8, 2026Updated 3 weeks ago
- Dynamic Context Pruning (DCP) extension for the Pi Coding Agentโ18Mar 6, 2026Updated 4 months ago
- A simple Emacs minor mode for VUnitโ12Jul 14, 2025Updated last year