Hardware CD/CI and Development Containers ๐ข
โ11Jul 20, 2022Updated 4 years ago
Alternatives and similar repositories for hw-ci
Users that are interested in hw-ci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVMโ23Mar 9, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.โ13Nov 15, 2021Updated 4 years ago
- Generate python ctypes classes from C headers. Requires LLVM clangโ15Aug 14, 2024Updated 2 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.โ10Aug 13, 2022Updated 4 years ago
- Windows code for communicating with a VC707 evaluation board running a MIAOW compute unit.โ11Oct 20, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean โข AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Location based Argumented Reality for three.jsโ12Jan 7, 2023Updated 3 years ago
- Coverviewโ36Oct 5, 2026Updated last month
- playing with XOR video patterns on an FPGAโ13Apr 19, 2021Updated 5 years ago
- Verilog (SystemVerilog) coding styleโ42Jan 7, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in pythonโ12Sep 23, 2022Updated 4 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.โ12Jul 7, 2026Updated 3 months ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt libraryโ11Nov 19, 2018Updated 7 years ago
- A hardware-optimized high-quality pseudorandom number generatorโ38Jun 6, 2026Updated 5 months ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughputโ12Oct 12, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer โข AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).โ12Oct 13, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workโฆโ10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)โ15Oct 26, 2022Updated 4 years ago
- โ20Jul 8, 2025Updated last year
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, โฆโ51Jun 14, 2023Updated 3 years ago
- Native debugging for VSCode for Xilinx's XSDBโ11Aug 21, 2026Updated 2 months ago
- Atom Hardware IDEโ13May 4, 2021Updated 5 years ago
- The open-source design system of Tree.lyโ37Jun 1, 2026Updated 5 months ago
- Benchmarks for popular classification and object detection models on CPUs and GPUsโ10Apr 8, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer โข AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FAQ for the SDR threadโ16Apr 15, 2016Updated 10 years ago
- MIAOW2.0 FPGA implementable designโ12Oct 18, 2017Updated 9 years ago
- A Verilog Filelist parser in Rustโ11Mar 25, 2022Updated 4 years ago
- Kotlin Robot and Vision Code for FRC Team 401's 2018 Robotโ10Jul 14, 2018Updated 8 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation fasterโ12Oct 14, 2021Updated 5 years ago
- ๅพฎไฟกๅฐ็จๅบไน่ฎฐไบๆฌโ11Jun 6, 2018Updated 8 years ago
- VCD Parser for Node.jsโ11Jan 7, 2023Updated 3 years ago
- Customisable, thread-safe C11 memory allocator based off the K&R "storage allocator"โ13Jul 5, 2024Updated 2 years ago
- CLI tool for RTL design space exploration on top of Vivadoโ15Jun 5, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI โข AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Building and deploying container images for open source electronic design automation (EDA)โ124Updated this week
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.โ13Mar 11, 2017Updated 9 years ago
- DES cracking machine on FPGAโ19Jul 7, 2019Updated 7 years ago
- โ12Dec 27, 2022Updated 3 years ago
- A Rust string splitter taking quotes into accountโ16Aug 3, 2024Updated 2 years ago
- A simple Emacs minor mode for VUnitโ12Jul 14, 2025Updated last year
- Mastering FPGASIC Bookโ19Oct 26, 2025Updated last year