Alternatives and similar repositories for hw-ci

Users that are interested in hw-ci are comparing it to the libraries listed below

• vlotnik / uvm_sin_cos_table

  View on GitHub
  Contains source code for sin/cos table verification using UVM
  ☆21Mar 9, 2021Updated 4 years ago
• pytec8800 / pint_iverilog

  View on GitHub
  Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.
  ☆13Nov 15, 2021Updated 4 years ago
• mbuesch / crcgen

  View on GitHub
  Generator for CRC HDL code (VHDL, Verilog, MyHDL)
  ☆43Oct 13, 2023Updated 2 years ago
• semify-eda / go.debug

  View on GitHub
  Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster
  ☆11Oct 14, 2021Updated 4 years ago
• MaartenBaert / xormix

  View on GitHub
  A hardware-optimized high-quality pseudorandom number generator
  ☆37Jan 28, 2026Updated 2 weeks ago
• franzinc / net-xml-generator

  View on GitHub
  A Pretty Printing XML Generator for Common Lisp
  ☆18Jun 11, 2025Updated 8 months ago
• johan92 / verilog-coding-style

  View on GitHub
  Verilog (SystemVerilog) coding style
  ☆42Jan 7, 2019Updated 7 years ago
• vmunoz82 / eda_tools

  View on GitHub
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆48Jun 14, 2023Updated 2 years ago
• asdfjkl / yahb

  View on GitHub
  Deduplicating File-Copy/Backup Tool (Commandline)
  ☆13Dec 19, 2025Updated last month
• OkamiLee / MiniProgram

  View on GitHub
  微信小程序之记事本
  ☆11Jun 6, 2018Updated 7 years ago
• m5stack / CoreMP135_buildroot-external-st

  View on GitHub
  External Buildroot tree for STMicroelectronics boards configurations
  ☆11Dec 1, 2025Updated 2 months ago
• cloppycorp / MIDI_Goblin

  View on GitHub
  ☆13Jan 22, 2025Updated last year
• ahmed-agiza / vcd-parser

  View on GitHub
  VCD Parser for Node.js
  ☆11Jan 7, 2023Updated 3 years ago
• datenlord / roce-sim

  View on GitHub
  ☆12Dec 27, 2022Updated 3 years ago
• jwbensley / Ethernet-CRC32

  View on GitHub
  Calculate Ethernet CRC32/FCS for a captured frame
  ☆12Aug 28, 2019Updated 6 years ago
• Raamakrishnan / verilog-filelist-parser

  View on GitHub
  A Verilog Filelist parser in Rust
  ☆11Mar 25, 2022Updated 3 years ago
• verilog-indeed / nano_4k_1602_lcd

  View on GitHub
  Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.
  ☆10Aug 13, 2022Updated 3 years ago
• FMCHUB / FMC_LPC_PINHEADER

  View on GitHub
  An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).
  ☆10Nov 2, 2020Updated 5 years ago
• avidan-efody / pyreg

  View on GitHub
  Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python
  ☆11Sep 23, 2022Updated 3 years ago
• fcayci / sv-digital-design

  View on GitHub
  SystemVerilog examples for a digital design course
  ☆13Mar 30, 2021Updated 4 years ago
• TerosTechnology / teroshdl-documenter-demo

  View on GitHub
  This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…
  ☆10Jan 13, 2022Updated 4 years ago
• archlinux / arch-signoff

  View on GitHub
  Sign off Arch Linux test packages (read-only mirror)
  ☆13Feb 10, 2026Updated last week
• fpgadeveloper / ethernet-fmc-max-throughput

  View on GitHub
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆12Nov 21, 2024Updated last year
• sovelten / shen-clj

  View on GitHub
  Port of Shen Language for Clojure
  ☆11Oct 12, 2022Updated 3 years ago
• a-p-jo / allocator

  View on GitHub
  Customisable, thread-safe C11 memory allocator based off the K&R "storage allocator"
  ☆14Jul 5, 2024Updated last year
• giorby / cosim

  View on GitHub
  ☆16Sep 14, 2023Updated 2 years ago
• Nettech15 / STM32-Daisy-Seed-NucleoSynth

  View on GitHub
  Daisy Seed "NucleoSynth" 6-Voice Synthesizer with USB-MIDI interface and Karlsen LPF.
  ☆12Jan 7, 2024Updated 2 years ago
• Kampbell / qfsm

  View on GitHub
  Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library
  ☆12Nov 19, 2018Updated 7 years ago
• tchoyt / pynq_dev

  View on GitHub
  Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development
  ☆12Mar 16, 2018Updated 7 years ago
• Circuit-killer / fpga-usbhid-host

  View on GitHub
  FPGA state machine for minimalistic USB HID device hosting
  ☆15Aug 27, 2022Updated 3 years ago
• starwaredesign / vivado-docker

  View on GitHub
  Dockerfile with Vivado for CI
  ☆13Apr 27, 2025Updated 9 months ago
• will-keen / constrainedrandom

  View on GitHub
  A Python package for creating and solving constrained randomization problems.
  ☆17Oct 14, 2024Updated last year
• abarajithan11 / cocotb-example

  View on GitHub
  ☆15Jun 7, 2022Updated 3 years ago
• dpaletti / dovado

  View on GitHub
  CLI tool for RTL design space exploration on top of Vivado
  ☆15Jun 5, 2023Updated 2 years ago
• LarsAsplund / github-facts

  View on GitHub
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Jul 6, 2023Updated 2 years ago
• embed-me / vunit-mode

  View on GitHub
  A simple Emacs minor mode for VUnit
  ☆12Jul 14, 2025Updated 7 months ago
• esynr3z / svjson

  View on GitHub
  🇯 JSON encoder and decoder in pure SystemVerilog
  ☆13Jul 7, 2024Updated last year
• jcampbellcodes / daisy_polysynth

  View on GitHub
  Simple polyphonic synth with reverb
  ☆14Feb 20, 2023Updated 2 years ago
• z4yx / USB-C-Serial

  View on GitHub
  USB Type-C serial adapter powered by WCH/FTDI chips
  ☆11Jul 7, 2019Updated 6 years ago