Hardware CD/CI and Development Containers π’
β11Jul 20, 2022Updated 3 years ago
Alternatives and similar repositories for hw-ci
Users that are interested in hw-ci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVMβ21Mar 9, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.β13Nov 15, 2021Updated 4 years ago
- Location based Argumented Reality for three.jsβ12Jan 7, 2023Updated 3 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.β10Aug 13, 2022Updated 3 years ago
- Generate python ctypes classes from C headers. Requires LLVM clangβ16Aug 14, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog (SystemVerilog) coding styleβ42Jan 7, 2019Updated 7 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in pythonβ11Sep 23, 2022Updated 3 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, β¦β48Jun 14, 2023Updated 2 years ago
- A hardware-optimized high-quality pseudorandom number generatorβ37Jan 28, 2026Updated 2 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databasesβ20Sep 19, 2023Updated 2 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt libraryβ12Nov 19, 2018Updated 7 years ago
- π― JSON encoder and decoder in pure SystemVerilogβ14Jul 7, 2024Updated last year
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)β44Oct 13, 2023Updated 2 years ago
- β12Dec 27, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI workβ¦β10Jan 13, 2022Updated 4 years ago
- A Python package for creating and solving constrained randomization problems.β18Oct 14, 2024Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)β15Oct 26, 2022Updated 3 years ago
- β21Jul 8, 2025Updated 8 months ago
- A Verilog Filelist parser in Rustβ11Mar 25, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation fasterβ11Oct 14, 2021Updated 4 years ago
- parser for makepkg's .SRCINFO file formatβ19Jan 8, 2026Updated 2 months ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughputβ12Mar 10, 2026Updated 2 weeks ago
- β15Jun 7, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways β’ AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Building and deploying container images for open source electronic design automation (EDA)β121Oct 3, 2024Updated last year
- CLI tool for RTL design space exploration on top of Vivadoβ15Jun 5, 2023Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industryβ12Jul 6, 2023Updated 2 years ago
- VCD Parser for Node.jsβ11Jan 7, 2023Updated 3 years ago
- MIAOW2.0 FPGA implementable designβ12Oct 18, 2017Updated 8 years ago
- Customisable, thread-safe C11 memory allocator based off the K&R "storage allocator"β14Jul 5, 2024Updated last year
- An Open Source Link Protocol and Controllerβ29Jul 26, 2021Updated 4 years ago
- Mastering FPGASIC Bookβ18Oct 26, 2025Updated 5 months ago
- Sign off Arch Linux test packages (read-only mirror)β13Feb 10, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration developmentβ12Mar 16, 2018Updated 8 years ago
- FAQ for the SDR threadβ15Apr 15, 2016Updated 9 years ago
- SystemVerilog examples for a digital design courseβ13Mar 30, 2021Updated 5 years ago
- DES cracking machine on FPGAβ19Jul 7, 2019Updated 6 years ago
- β13May 30, 2024Updated last year
- A simple Emacs minor mode for VUnitβ12Jul 14, 2025Updated 8 months ago
- β16Sep 14, 2023Updated 2 years ago