A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sitter, and linting
☆27May 27, 2024Updated 2 years ago
Alternatives and similar repositories for nvim-config-systemverilog
Users that are interested in nvim-config-systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- Some useful functions to process pdf file☆20Sep 13, 2025Updated 9 months ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- Crawl Wikipedia pages and upload TTS to Youtube.☆10Apr 8, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Scope Graph Implementation in Rust☆32Nov 22, 2024Updated last year
- EDA Tools: Altera Quartus 13 Dockerfile☆14Jun 21, 2022Updated 3 years ago
- u-boot-xarm from xilinx git repo with Digilent additions☆31Jul 31, 2024Updated last year
- Track EPA assets using QR codes☆11May 6, 2025Updated last year
- Linux linker for x86 and x86-64☆31Jun 2, 2025Updated last year
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 11 months ago
- ☆19Jul 17, 2020Updated 5 years ago
- Reverse engineering resources for the Yamaha TG100 MIDI synth module☆20Nov 6, 2024Updated last year
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Video Bayer pattern conversion to RGB☆22May 8, 2017Updated 9 years ago
- Simulation projects on VLSI design.☆18Apr 6, 2021Updated 5 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆59Jan 21, 2025Updated last year
- Repurposing existing HDL tools to help writing better code☆223Jun 7, 2026Updated last week
- Graham扫描法寻找凸包/Graham's scan for Convex Hull☆14Mar 24, 2016Updated 10 years ago
- A PyTorch implementation of the Modified Discrete Cosine Transform (MDCT) and its inverse for audio processing.☆33Dec 17, 2024Updated last year
- 5G NR LDPC MATLAB implementation☆36May 31, 2024Updated 2 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- ☆27Jan 31, 2021Updated 5 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Comprehensive quantitative comparison of lossless and lossy audio codecs☆41Feb 11, 2023Updated 3 years ago
- ☆24Sep 17, 2018Updated 7 years ago
- ☆31Nov 21, 2023Updated 2 years ago
- Generated documentation and reports☆38May 13, 2026Updated last month
- ☆56May 17, 2021Updated 5 years ago
- ☆134Nov 17, 2025Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- libpulp enables live patching in user space applications.☆65Apr 20, 2026Updated last month
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20Updated this week
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- (Mirror: moved to https://gitlab.esss.lu.se/ecdc/ess-dmsc/event-formation-unit) Implementation of neutron event formation pipeline for ES…☆12Mar 20, 2026Updated 2 months ago
- Powerful FZF setup for Neovim in Lua☆12Oct 28, 2023Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆81Updated this week