An open-source Ternary Content Addressable Memory (TCAM) compiler.
☆33Jul 19, 2024Updated last year
Alternatives and similar repositories for OpenTCAM
Users that are interested in OpenTCAM are comparing it to the libraries listed below
Sorting:
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated last month
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated last month
- ☆17Sep 19, 2022Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- ☆18Oct 6, 2025Updated 4 months ago
- Verilog Ethernet Switch (layer 2)☆51Oct 18, 2023Updated 2 years ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- Resources and guide for preparing for Stanford's electrical engineering qualification exams.☆25Feb 4, 2020Updated 6 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Dec 17, 2019Updated 6 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- ☆30Apr 1, 2017Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- PSAS Standard Operating Procedures and launch day instructions☆14Aug 5, 2020Updated 5 years ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆36Jan 28, 2017Updated 9 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 19, 2026Updated last week
- ☆38Jul 11, 2022Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆42Aug 20, 2025Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- An ipfix library in Go☆49Jan 7, 2026Updated last month
- ☆10May 30, 2017Updated 8 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- Jewel: Resource-Efficient Joint Packet and Flow Level Inference in Programmable Switches☆12Mar 18, 2024Updated last year
- DDRFW-UTIL tool repository☆14Feb 11, 2026Updated 2 weeks ago
- ☆11Sep 8, 2022Updated 3 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- iOS Cleanflight Configurator☆11Nov 11, 2017Updated 8 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- example files to follow the MOOC on RTL-SDR☆12Mar 18, 2017Updated 8 years ago
- ☆11Feb 9, 2026Updated 2 weeks ago
- Canonical normalizing flows☆10Apr 30, 2019Updated 6 years ago