An open-source Ternary Content Addressable Memory (TCAM) compiler.
☆36Jul 19, 2024Updated 2 years ago
Alternatives and similar repositories for OpenTCAM
Users that are interested in OpenTCAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCAM (Ternary Content-Addressable Memory) in Verilog☆57Oct 9, 2023Updated 2 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 6 months ago
- ☆18Oct 6, 2025Updated 9 months ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆22Sep 16, 2021Updated 4 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 5 months ago
- ☆17Sep 19, 2022Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 6 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 10 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆24Nov 21, 2020Updated 5 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- ☆13Jul 5, 2026Updated 2 weeks ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆33Aug 28, 2023Updated 2 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 3 weeks ago
- ☆15Dec 2, 2021Updated 4 years ago
- Microbenchmarking experiments on Zen 2 machines☆22Jun 25, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- Planter is a modular framework for realising in one-click in-network machine learning algorithms.☆58Feb 10, 2026Updated 5 months ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 2 years ago
- ☆22Dec 27, 2024Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Resources and guide for preparing for Stanford's electrical engineering qualification exams.☆25Feb 4, 2020Updated 6 years ago
- ☆40Jun 9, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.☆13Jul 28, 2018Updated 7 years ago
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆17Oct 16, 2021Updated 4 years ago
- ☆14May 11, 2022Updated 4 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago