Domipheus / TPULinks
TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
☆148Updated 9 years ago
Alternatives and similar repositories for TPU
Users that are interested in TPU are comparing it to the libraries listed below
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆168Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- A Video display simulator☆171Updated 2 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last month
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆121Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆309Updated 2 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆241Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- ☆247Updated 2 years ago
- A simple, basic, formally verified UART controller☆307Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 2 months ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- A 32-bit RISC-V soft processor☆312Updated 2 weeks ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆281Updated 4 years ago
- Small footprint and configurable DRAM core☆431Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- Core description files for FuseSoC☆124Updated 5 years ago