Domipheus / TPULinks
TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
☆150Updated 9 years ago
Alternatives and similar repositories for TPU
Users that are interested in TPU are comparing it to the libraries listed below
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆204Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A Video display simulator☆174Updated 5 months ago
- An Open Source configuration of the Arty platform☆133Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- The Easy 8-bit Processor☆184Updated 11 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆245Updated 6 years ago
- Reverse engineering the XC2064 FPGA☆81Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- A simple, basic, formally verified UART controller☆311Updated last year
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago