Domipheus / TPU
TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
☆145Updated 8 years ago
Alternatives and similar repositories for TPU:
Users that are interested in TPU are comparing it to the libraries listed below
- Basic RISC-V CPU implementation in VHDL.☆166Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- A utility for Composing FPGA designs from Peripherals☆171Updated 2 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- An Open Source configuration of the Arty platform☆127Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆201Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- A simple, basic, formally verified UART controller☆292Updated last year
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆123Updated 9 years ago
- Small footprint and configurable DRAM core☆400Updated 2 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆320Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 11 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆149Updated 7 years ago
- A Video display simulator☆162Updated 7 months ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆389Updated 11 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆365Updated last year
- RISC-V CPU Core☆317Updated 9 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆234Updated 6 years ago
- A 32-bit RISC-V soft processor☆309Updated last month
- The original high performance and small footprint system-on-chip based on Migen™☆321Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- An open source USB bootloader for FPGAs☆361Updated last year
- GPL v3 2D/3D graphics engine in verilog☆664Updated 10 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago