TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
☆150Jul 31, 2016Updated 9 years ago
Alternatives and similar repositories for TPU
Users that are interested in TPU are comparing it to the libraries listed below
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆172Sep 13, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Learning to use my miniSpartan6+☆13Aug 13, 2015Updated 10 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated last week
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…☆19May 30, 2014Updated 11 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Aug 19, 2024Updated last year
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)☆37Sep 30, 2019Updated 6 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆684Jul 16, 2025Updated 7 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 3 weeks ago
- SIMD macro assembler unified for ARM, MIPS, PPC and x86☆90Nov 20, 2024Updated last year
- SDSoC platforms for Digilent Zynq boards☆12Mar 2, 2017Updated 9 years ago
- It's exactly like those graduation gift balloons, except this is a Clang Tool that detects library-level API and ABI compatibility breaki…☆14Apr 8, 2025Updated 10 months ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆11Apr 17, 2014Updated 11 years ago
- ☆12May 29, 2020Updated 5 years ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 5 months ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Not Another Range Library☆39Mar 9, 2014Updated 11 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago