Domipheus / TPULinks
TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
☆149Updated 9 years ago
Alternatives and similar repositories for TPU
Users that are interested in TPU are comparing it to the libraries listed below
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 9 months ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- A Video display simulator☆174Updated 4 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- LatticeMico32 soft processor☆107Updated 11 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆311Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆244Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆410Updated 2 weeks ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆334Updated last week
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- GPL v3 2D/3D graphics engine in verilog☆675Updated 11 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 6 months ago
- Small footprint and configurable DRAM core☆439Updated last week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- Core description files for FuseSoC☆124Updated 5 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- A 32-bit RISC-V soft processor☆316Updated 2 months ago
- The Zylin ZPU☆244Updated 10 years ago