Domipheus / TPULinks
TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
☆146Updated 8 years ago
Alternatives and similar repositories for TPU
Users that are interested in TPU are comparing it to the libraries listed below
Sorting:
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆125Updated 9 years ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆306Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- A 32-bit RISC-V soft processor☆311Updated 3 months ago
- Small footprint and configurable DRAM core☆414Updated last week
- A simple, basic, formally verified UART controller☆303Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- A Video display simulator☆168Updated 2 weeks ago
- An Open Source configuration of the Arty platform☆130Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- GPL v3 2D/3D graphics engine in verilog☆666Updated 10 years ago
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- VHDL synthesis (based on ghdl)☆335Updated last week
- Core description files for FuseSoC☆124Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago