This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techniques you need to understand to use the Vitis HLS tool.
☆26Nov 9, 2022Updated 3 years ago
Alternatives and similar repositories for Quick-Start-Guide-for-HLS
Users that are interested in Quick-Start-Guide-for-HLS are comparing it to the libraries listed below
Sorting:
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated last week
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Testbenches for HDL projects☆22Updated this week
- CNN accelerator implemented with Spinal HDL☆158Jan 29, 2024Updated 2 years ago
- ☆46Apr 8, 2023Updated 2 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- matlab☆16Nov 8, 2018Updated 7 years ago
- ☆16Dec 9, 2023Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 9 months ago
- Convert original MNIST database from http://yann.lecun.com/exdb/mnist/ into CSV format☆13Jun 10, 2018Updated 7 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- ☆39Jul 16, 2024Updated last year
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- A reading list for homomorphic encryption☆16Dec 28, 2022Updated 3 years ago
- MicroMix: Efficient Mixed-Precision Quantization with Microscaling Formats for Large Language Models☆29Feb 12, 2026Updated last month
- ☆27Feb 27, 2025Updated last year
- Neural network from scratch in Python using Numpy☆12May 28, 2017Updated 8 years ago
- ☆47Feb 26, 2026Updated 3 weeks ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Oct 22, 2019Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆36Feb 26, 2026Updated 3 weeks ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Jan 12, 2016Updated 10 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- ☆53Aug 28, 2024Updated last year
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- This is an HLS-based FPGA accelerator implementation for openpose application.☆14Apr 5, 2019Updated 6 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆125Aug 27, 2024Updated last year
- 基于k210的2021电赛F题数字识别☆16Dec 4, 2021Updated 4 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Instance segmentation of center pivot irrigation system in Brazil using Landsat images and Convolutional Neural Network☆11May 27, 2024Updated last year
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 2 years ago