This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techniques you need to understand to use the Vitis HLS tool.
☆25Nov 9, 2022Updated 3 years ago
Alternatives and similar repositories for Quick-Start-Guide-for-HLS
Users that are interested in Quick-Start-Guide-for-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- Testbenches for HDL projects☆23Updated this week
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆21Jan 17, 2025Updated last year
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆28Nov 26, 2025Updated 10 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆121Jun 15, 2025Updated last year
- Convert original MNIST database from http://yann.lecun.com/exdb/mnist/ into CSV format☆13Jun 10, 2018Updated 8 years ago
- ☆16Dec 9, 2023Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- ☆20Apr 23, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- This is an HLS-based FPGA accelerator implementation for openpose application.☆14Apr 5, 2019Updated 7 years ago
- Neural network from scratch in Python using Numpy☆12May 28, 2017Updated 9 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- General Purpose IO with APB4 interface☆17May 10, 2024Updated 2 years ago
- A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL.☆14Nov 5, 2016Updated 9 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆12Jul 27, 2026Updated 2 months ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- Crossplatform hex editor intended mainly for reverse-engineering and data analysis☆10Mar 10, 2018Updated 8 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆53May 20, 2026Updated 4 months ago
- ☆13Jul 14, 2020Updated 6 years ago
- ☆53Aug 28, 2024Updated 2 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- Project that aims to let student teams write their own virus which must not be detected by team self-developped antivirus.☆13Mar 19, 2013Updated 13 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆38Dec 24, 2020Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆251Mar 8, 2020Updated 6 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated 2 years ago
- Source code for Trinity(ASPLOS 2026)☆26Apr 24, 2026Updated 5 months ago