Alternatives and similar repositories for verylup

Users that are interested in verylup are comparing it to the libraries listed below

• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆48Updated 2 weeks ago
• dalance / sdcx
  ☆13Updated this week
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆21Updated 2 years ago
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆20Updated 3 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 9 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆70Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆14Updated 3 months ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆40Updated 8 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆154Updated 2 weeks ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• frwang96 / verik
  Verik toolchain
  ☆44Updated 2 years ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆139Updated 3 months ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆67Updated 2 months ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆39Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆91Updated 8 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆49Updated 2 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆10Updated 3 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆94Updated last week
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆87Updated this week
• uenoku / firtool-standalone-plugin
  an experiment to run plugin in firtool pipeline
  ☆9Updated last year
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year