VHDL-LS / rust_hdl_vscodeLinks
VHDL Language Support for VSCode
☆68Updated 6 months ago
Alternatives and similar repositories for rust_hdl_vscode
Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below
Sorting:
- A JSON library implemented in VHDL.☆79Updated 3 years ago
- Style guide enforcement for VHDL☆225Updated last week
- An innovative Verilog-A compiler☆167Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- A fast VHDL language server and analysis library written in Rust☆431Updated 2 months ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Streaming based VHDL parser.☆84Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- ☆30Updated last year
- Fabric generator and CAD tools.☆197Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Simple parser for extracting VHDL documentation☆72Updated last year
- WAL enables programmable waveform analysis.☆157Updated last week
- SystemVerilog linter☆361Updated last month
- A dependency management tool for hardware projects.☆329Updated 2 weeks ago
- FuseSoC standard core library☆147Updated 4 months ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- An abstract language model of VHDL written in Python.☆57Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 7 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆64Updated 3 weeks ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated 10 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆183Updated last month