Alternatives and similar repositories for rust_hdl_vscode

Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below

• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆168Updated last year
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆79Updated 3 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆227Updated last week
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆334Updated this week
• vhdl-linter / vhdl-linter
  ☆30Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆100Updated this week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 9 months ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆48Updated 3 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆67Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆237Updated 2 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆152Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆206Updated this week
• kevinpt / symbolator
  HDL symbol generator
  ☆197Updated 2 years ago
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆438Updated 3 weeks ago
• wavedrom / cli
  CLI for WaveDrom
  ☆63Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆367Updated last week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆81Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆148Updated 5 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 10 months ago
• pieter3d / simview
  ☆87Updated last month
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 8 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆102Updated 6 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆66Updated 2 months ago