VHDL-LS / rust_hdl_vscode

Related projects ⓘ

Alternatives and complementary repositories for rust_hdl_vscode

• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆62Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆76Updated 2 years ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 4 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆105Updated 2 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆108Updated this week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆192Updated this week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆53Updated 4 months ago
• slaclab / ruckus
  Vivado build system
  ☆71Updated this week
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆52Updated last week
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆73Updated this week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆70Updated 4 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 8 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆138Updated 3 weeks ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆56Updated 8 years ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆76Updated 4 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆22Updated last year
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆83Updated last month
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆50Updated last month
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆148Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated last month
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated last month
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆99Updated last week
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆109Updated 10 months ago
• pieter3d / simview
  ☆76Updated 8 months ago