Alternatives and similar repositories for rust_hdl_vscode:

Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below

• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆206Updated 3 weeks ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 3 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆48Updated this week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆163Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆79Updated 2 years ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆64Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆128Updated last week
• wavedrom / cli
  CLI for WaveDrom
  ☆62Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆83Updated 9 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆190Updated 2 years ago
• dalance / svlint
  SystemVerilog linter
  ☆342Updated last month
• vhdl-linter / vhdl-linter
  ☆29Updated 10 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆149Updated 2 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆52Updated last week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆238Updated last week
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆45Updated 2 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆234Updated 6 months ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆56Updated 4 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆217Updated last month
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆148Updated this week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 9 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆190Updated last month
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆53Updated 7 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆134Updated last month
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated last month