VHDL Language Support for VSCode
☆74Mar 28, 2025Updated last year
Alternatives and similar repositories for rust_hdl_vscode
Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fast VHDL language server and analysis library written in Rust☆501Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A JSON library implemented in VHDL.☆85Jul 13, 2026Updated 3 weeks ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843May 14, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆53Updated this week
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- VHDL compiler and simulator☆872Updated this week
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 9 months ago
- Flexible VHDL library☆198Jun 28, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- ☆17Apr 20, 2023Updated 3 years ago
- datasheet generator☆31Jul 18, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An abstract language model of VHDL written in Python.☆65Updated this week
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated last month
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Jul 30, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,859Updated this week
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- VHDL related news.☆27Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆32Jun 16, 2024Updated 2 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆90Jul 14, 2026Updated 3 weeks ago
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Generic floating-point types in Python☆20Apr 18, 2026Updated 3 months ago
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆67Jul 29, 2026Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated 2 weeks ago
- VUnit GitHub action☆19May 23, 2021Updated 5 years ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Language server based on ghdl☆102Aug 1, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Type checked partial references for rust☆14Jul 17, 2021Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆736Updated this week