VHDL Language Support for VSCode
☆77Mar 28, 2025Updated last year
Alternatives and similar repositories for rust_hdl_vscode
Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fast VHDL language server and analysis library written in Rust☆516Oct 5, 2026Updated 3 weeks ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Streaming based VHDL parser.☆86Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- A Sphinx domain providing VHDL language support.☆21Updated this week
- VHDL related news.☆27Updated this week
- VHDL compiler and simulator☆900Updated this week
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- IP Core Library - Published and maintained by the Open Source VHDL Group☆99Jul 14, 2026Updated 3 months ago
- An abstract language model of VHDL written in Python.☆66Updated this week
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 4 years ago
- Flexible VHDL library☆200Jun 28, 2023Updated 3 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Oct 17, 2026Updated 2 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Updated this week
- ☆33Jun 16, 2024Updated 2 years ago
- VHDL 2008/93/87 simulator☆2,914Updated this week
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆19Oct 11, 2026Updated 2 weeks ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- VHDL formatter web online written in typescript☆59Jan 6, 2023Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Apr 20, 2023Updated 3 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆743Oct 11, 2026Updated 2 weeks ago
- Language server based on ghdl☆105Aug 1, 2026Updated 2 months ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- A flexible and scalable development platform for modern FPGA projects.☆48Oct 19, 2026Updated last week