Alternatives and similar repositories for rust_hdl_vscode:

Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below

• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 2 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆159Updated this week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆204Updated this week
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated 2 weeks ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆164Updated last week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆115Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆78Updated 2 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆122Updated 3 weeks ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆82Updated 8 months ago
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆127Updated this week
• vhdl-linter / vhdl-linter
  ☆29Updated 9 months ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆60Updated last month
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆63Updated 6 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆131Updated last week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 8 months ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆55Updated 4 years ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆36Updated 2 months ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆53Updated 6 months ago
• dalance / svlint
  SystemVerilog linter
  ☆339Updated 3 weeks ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 5 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆58Updated last week
• jpt13653903 / tree-sitter-vhdl
  A VHDL parser for syntax highlighting.
  ☆14Updated 3 weeks ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆229Updated 5 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆188Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆148Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆188Updated last month