VHDL Language Support for VSCode
☆73Mar 28, 2025Updated 11 months ago
Alternatives and similar repositories for rust_hdl_vscode
Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below
Sorting:
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated last week
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated 3 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- VHDL compiler and simulator☆778Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- ☆30Jun 16, 2024Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- An abstract language model of VHDL written in Python.☆62Jan 28, 2026Updated last month
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 3 years ago
- Flexible VHDL library☆193Jun 28, 2023Updated 2 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆19Feb 27, 2024Updated 2 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 4 months ago
- ☆17Apr 20, 2023Updated 2 years ago
- A VHDL parser for syntax highlighting.☆21Feb 21, 2026Updated last week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Feb 24, 2026Updated last week
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- VHDL 2008/93/87 simulator☆2,765Feb 22, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- efficient tools for LiDAR processing☆13Mar 19, 2020Updated 5 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆422Feb 14, 2026Updated 2 weeks ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Type checked partial references for rust☆14Jul 17, 2021Updated 4 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago