VHDL-LS / rust_hdl_vscode

Related projects: ⓘ

• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆76Updated 2 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆62Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆77Updated 2 months ago
• vhdl-linter / vhdl-linter
  ☆26Updated 3 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆178Updated last year
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆69Updated 2 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆88Updated 2 weeks ago
• slaclab / ruckus
  Vivado build system
  ☆68Updated last week
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆21Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆49Updated 9 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 6 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆121Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆191Updated last month
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆39Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆92Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆96Updated last month
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆185Updated last week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆68Updated 2 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆230Updated 3 weeks ago
• pieter3d / simview
  ☆76Updated 6 months ago
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 3 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆48Updated 2 weeks ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆48Updated 2 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆27Updated 6 months ago
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆51Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆101Updated 6 months ago
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆147Updated this week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆107Updated 11 months ago