Alternatives and similar repositories for rust_hdl_vscode

Users that are interested in rust_hdl_vscode are comparing it to the libraries listed below

• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆231Updated last week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆81Updated last month
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆85Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated last week
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆49Updated 3 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 11 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆24Updated 3 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆177Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆60Updated last week
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆72Updated 3 months ago
• vhdl-linter / vhdl-linter
  ☆30Updated last year
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆98Updated last year
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆74Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆243Updated 4 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated 3 weeks ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 7 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆194Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆166Updated last month
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 10 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆342Updated last week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆49Updated last year
• pieter3d / simview
  ☆88Updated 3 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆64Updated last year
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆453Updated last week
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 10 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆200Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆67Updated 5 months ago