frwang96 / verikLinks
Verik toolchain
☆44Updated 2 years ago
Alternatives and similar repositories for verik
Users that are interested in verik are comparing it to the libraries listed below
Sorting:
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- The specification for the FIRRTL language☆62Updated this week
- ACT hardware description language and core tools.☆120Updated this week
- Logic circuit analysis and optimization☆42Updated 2 months ago
- WAL enables programmable waveform analysis.☆157Updated last week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆91Updated last week
- A SystemVerilog language server based on the Slang library.☆47Updated last week
- ☆56Updated 3 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- FPGA tool performance profiling☆102Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- SystemVerilog frontend for Yosys☆166Updated last week
- A SystemVerilog source file pickler.☆60Updated last year
- high-performance RTL simulator☆180Updated last year
- ☆85Updated 2 weeks ago
- Hardware generator debugger☆76Updated last year
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Raptor end-to-end FPGA Compiler and GUI☆87Updated 10 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆226Updated last week
- Debuggable hardware generator☆70Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago