Alternatives and similar repositories for verik:

Users that are interested in verik are comparing it to the libraries listed below

• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆142Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆138Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆69Updated last week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆57Updated 2 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆136Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆111Updated 2 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆123Updated last week
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆83Updated 10 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆103Updated 4 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆50Updated 11 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆165Updated 6 months ago
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆14Updated 2 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆60Updated 5 months ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆99Updated 7 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆150Updated 7 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆73Updated last month
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆156Updated this week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 5 months ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆84Updated 4 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆85Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆226Updated 2 months ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆83Updated this week