Verik toolchain
☆45Dec 24, 2022Updated 3 years ago
Alternatives and similar repositories for verik
Users that are interested in verik are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 3 weeks ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 2 years ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Simple Abstract Interpreter, built for teaching purposes☆20May 13, 2020Updated 5 years ago
- ☆17Jun 5, 2024Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆72Mar 16, 2026Updated last week
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆21Mar 12, 2026Updated 2 weeks ago
- GDSII manipulation library☆17Dec 13, 2025Updated 3 months ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 16, 2026Updated last week
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- egraphs-good website☆18Mar 10, 2026Updated 2 weeks ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- An IntelliJ-based IDE plugin for Python AST transformations☆19Aug 16, 2023Updated 2 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆248Mar 16, 2026Updated last week
- A simple demo that shows how WebWorkers can be used in Kotlin/JS☆10May 21, 2021Updated 4 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago