Verik toolchain
☆45Dec 24, 2022Updated 3 years ago
Alternatives and similar repositories for verik
Users that are interested in verik are comparing it to the libraries listed below
Sorting:
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Feb 27, 2026Updated last week
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 2 years ago
- A simple demo that shows how WebWorkers can be used in Kotlin/JS☆10May 21, 2021Updated 4 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- Using the Badass JLink Plugin with Kotlin and JavaFX☆12Oct 18, 2020Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- IDEA Feature Suggester is an IntelliJ Platform plugin that analyzes your actions while coding and suggests IDE actions to make you work m…☆16Nov 18, 2024Updated last year
- Parametrized RTL benchmark suite☆24Feb 6, 2026Updated last month
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Feb 17, 2026Updated 2 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆17Jun 5, 2024Updated last year
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- Filelist generator☆20Updated this week
- Interchange formats for chip design.☆37Feb 15, 2026Updated 2 weeks ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- LuaJC ported to the ASM framework☆15Oct 13, 2016Updated 9 years ago
- GDSII manipulation library☆17Dec 13, 2025Updated 2 months ago
- Multiplatform dynamic visualization framework including Plotly-kt☆42Feb 1, 2026Updated last month
- The official Github Repo and Download for the FNAF Mod☆10Nov 10, 2015Updated 10 years ago
- An IntelliJ-based IDE plugin for Python AST transformations☆18Aug 16, 2023Updated 2 years ago
- egraphs-good website☆18Oct 9, 2024Updated last year
- An integrated context-aware scanner and parser generator☆22Dec 4, 2023Updated 2 years ago
- ☆21Feb 20, 2026Updated 2 weeks ago
- ☆24Oct 23, 2025Updated 4 months ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated 8 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- ☆22Jun 23, 2024Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Information about eeColor Color3 HDMI FPGA board☆26Jan 22, 2020Updated 6 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 26, 2026Updated last week