Alternatives and similar repositories for verik

Users that are interested in verik are comparing it to the libraries listed below

• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆64Updated 8 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 8 months ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 10 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆46Updated 9 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆109Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆74Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆58Updated last week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆85Updated this week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆168Updated last year
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆87Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 2 months ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆207Updated 11 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆111Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 2 months ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆114Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆135Updated last week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated 2 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆142Updated last month
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• chipsalliance / uvm-verilator
  ☆96Updated last year
• bluespec / AWSteria_Infra
  "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
  ☆19Updated 9 months ago