Alternatives and similar repositories for verik

Users that are interested in verik are comparing it to the libraries listed below

• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆157Updated 3 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆89Updated last month
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang parser and library.
  ☆36Updated last week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆178Updated last year
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 4 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆150Updated last week
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆66Updated 10 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆211Updated 6 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆165Updated this week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆181Updated last week
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆90Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆147Updated last month
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆64Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 3 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆121Updated 2 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆63Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 11 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 9 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆87Updated last month
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆118Updated last week
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆165Updated 2 weeks ago