Verik toolchain
☆46Dec 24, 2022Updated 3 years ago
Alternatives and similar repositories for verik
Users that are interested in verik are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Simple Abstract Interpreter, built for teaching purposes☆20May 13, 2020Updated 5 years ago
- ☆17Jun 5, 2024Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- D3.js based wave (signal) visualizer☆68Aug 19, 2025Updated 8 months ago
- Playground for VGA projects on Tiny Tapeout☆73Apr 18, 2026Updated 3 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago
- ☆21Apr 15, 2026Updated 3 weeks ago
- GDSII manipulation library☆17Dec 13, 2025Updated 4 months ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- JSON lib in Systemverilog☆43Feb 23, 2022Updated 4 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Apr 23, 2026Updated 2 weeks ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 3 months ago
- egraphs-good website☆18Mar 10, 2026Updated last month
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- An IntelliJ-based IDE plugin for Python AST transformations☆19Aug 16, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆253Apr 30, 2026Updated last week
- A simple demo that shows how WebWorkers can be used in Kotlin/JS☆10May 21, 2021Updated 4 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Multiplatform dynamic visualization framework including Plotly-kt☆42Apr 7, 2026Updated last month
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- Demo SoC for SiliconCompiler.☆63Mar 29, 2026Updated last month