Verik toolchain
☆47Dec 24, 2022Updated 3 years ago
Alternatives and similar repositories for verik
Users that are interested in verik are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 4 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jun 5, 2024Updated 2 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆76May 9, 2026Updated last month
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- ☆21Jun 26, 2026Updated last week
- GDSII manipulation library☆17Dec 13, 2025Updated 6 months ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 4 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆484Jul 1, 2026Updated last week
- Digital logic benchmark suite☆25Jun 29, 2026Updated last week
- egraphs-good website☆18Mar 10, 2026Updated 3 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- An IntelliJ-based IDE plugin for Python AST transformations☆19Aug 16, 2023Updated 2 years ago
- Examples of using Diderot☆10Sep 16, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆257Jun 30, 2026Updated last week
- A simple demo that shows how WebWorkers can be used in Kotlin/JS☆10May 21, 2021Updated 5 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Jul 1, 2026Updated last week
- Multiplatform dynamic visualization framework including Plotly-kt☆44May 16, 2026Updated last month
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- Demo SoC for SiliconCompiler.☆64Jun 29, 2026Updated last week