Verik toolchain
☆47Dec 24, 2022Updated 3 years ago
Alternatives and similar repositories for verik
Users that are interested in verik are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Wishbone to ICAPE interface conversion☆14Mar 18, 2020Updated 6 years ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 8 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- ☆102Jul 22, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆18Aug 29, 2021Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- A Simple Abstract Interpreter, built for teaching purposes☆21May 13, 2020Updated 6 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Updated this week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- ☆64Jul 4, 2022Updated 4 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Oct 28, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- GDSII manipulation library☆17Dec 13, 2025Updated 10 months ago
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated 4 months ago
- 📸 ADCs for faster image sensors☆13Updated this week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- Filelist generator☆21Oct 14, 2026Updated 3 weeks ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆17Oct 26, 2026Updated last week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆15Jul 24, 2020Updated 6 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- ☆13Dec 6, 2021Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- ☆10Nov 2, 2023Updated 3 years ago
- ☆23Sep 28, 2026Updated last month