Akashtailor-exe / 30-days-of-verilogLinks
30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!
☆47Updated last year
Alternatives and similar repositories for 30-days-of-verilog
Users that are interested in 30-days-of-verilog are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆270Updated 3 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆151Updated last year
- Verilog HDL files☆153Updated last year
- ☆115Updated last year
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆116Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- UVM and System Verilog Manuals☆44Updated 6 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- ☆15Updated 2 years ago
- ☆42Updated 2 years ago
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆397Updated 2 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago
- SystemVerilog Tutorial☆172Updated 4 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- This repository contains the design files of RISC-V Pipeline Core☆52Updated 2 years ago
- ☆20Updated last year
- 100 Days of RTL☆392Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 2 months ago
- opensource EDA tool flor VLSI design☆34Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆50Updated 4 years ago
- Verilog/SystemVerilog Guide☆73Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- ☆16Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- ☆17Updated last year