Akashtailor-exe / 30-days-of-verilogLinks
30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!
☆49Updated 2 years ago
Alternatives and similar repositories for 30-days-of-verilog
Users that are interested in 30-days-of-verilog are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆273Updated 4 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆159Updated last year
- This repo provide an index of VLSI content creators and their materials☆158Updated last year
- ☆116Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated 2 weeks ago
- Verilog HDL files☆153Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- SystemVerilog Tutorial☆176Updated last week
- Verilog/SystemVerilog Guide☆73Updated last year
- ☆20Updated last year
- A Single Cycle Risc-V 32 bit CPU☆52Updated 2 weeks ago
- UVM and System Verilog Manuals☆44Updated 6 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated last week
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆400Updated 3 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 2 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago
- ☆42Updated 2 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- ☆17Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated last week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆55Updated last year
- ☆13Updated 6 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 3 months ago