Akashtailor-exe / 30-days-of-verilog
30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!
☆27Updated 11 months ago
Related projects: ⓘ
- ☆10Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆88Updated 7 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆47Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆20Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆54Updated 3 years ago
- ☆13Updated 6 months ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆34Updated 5 years ago
- ☆38Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆15Updated 11 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆11Updated 4 months ago
- ☆97Updated 8 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆9Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆20Updated 2 years ago
- opensource EDA tool flor VLSI design☆29Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 3 months ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆24Updated 9 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆42Updated last year
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆27Updated 3 months ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- ☆9Updated last year
- ☆35Updated 3 years ago
- ☆16Updated 8 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆59Updated 9 months ago
- ☆16Updated 5 months ago
- ☆15Updated last year
- Simple Pipelined 32 bit RISC Processor☆13Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆191Updated last month
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆71Updated 2 years ago