30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!
☆77Sep 30, 2023Updated 3 years ago
Alternatives and similar repositories for 30-days-of-verilog
Users that are interested in 30-days-of-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Oct 16, 2023Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆234Jan 29, 2024Updated 2 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆18Aug 13, 2023Updated 3 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 32 bit RISC-V CPU implementation in Verilog☆38Feb 9, 2022Updated 4 years ago
- System Verilog BootCamp☆69Jan 21, 2022Updated 4 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- ☆45Jul 20, 2023Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆14Aug 7, 2023Updated 3 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆161Jul 17, 2022Updated 4 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆33Feb 28, 2024Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Project to build an 8-bit arithmetic logic unit (ALU) consisting only of transistors☆11Jan 15, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆23Aug 6, 2025Updated last year
- ☆13May 8, 2022Updated 4 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- A clone of Phase Beam Live Wallpaper from Android 4.0 ICS based on HTML5 Canvas☆11Dec 18, 2012Updated 13 years ago
- A port of the Cells extension to CLOS to Python.☆13Apr 20, 2016Updated 10 years ago
- APB master and slave developed in RTL.☆33Oct 25, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆68Nov 25, 2020Updated 5 years ago
- This repository manages DSD lab code files.☆16Oct 29, 2021Updated 5 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆15Feb 24, 2026Updated 8 months ago
- Verilog Visualization: generate graph form verilog file and folder, support exporting to png, svg, html☆18Sep 30, 2026Updated last month
- ☆119Dec 24, 2023Updated 2 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- In this project, low-pass filters and Kalman filters with different window function designs are used to denoise speech signals polluted i…☆11Feb 11, 2023Updated 3 years ago
- 16 bit CPU created in Vivado with Verilog☆23Jun 30, 2022Updated 4 years ago
- Experimental plugin to integrate Ollama in Kate for KDE☆17Apr 1, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A place to keep my synthesizable verilog examples.☆60May 19, 2026Updated 5 months ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆247Nov 13, 2024Updated last year
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- ☆13Dec 1, 2024Updated last year
- a verilog snake game program☆11Oct 13, 2022Updated 4 years ago
- ☆17Jun 25, 2026Updated 4 months ago
Are these results useful?