Akashtailor-exe / 30-days-of-verilog
30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills and simulate your designs. Let's code and conquer circuits!
☆32Updated last year
Alternatives and similar repositories for 30-days-of-verilog:
Users that are interested in 30-days-of-verilog are comparing it to the libraries listed below
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆118Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- ☆106Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 2 years ago
- ☆16Updated last year
- ☆39Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆36Updated last year
- ☆16Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- ☆22Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆129Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- ☆9Updated 2 years ago
- opensource EDA tool flor VLSI design☆32Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆235Updated 8 months ago
- ☆152Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 2 weeks ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆109Updated 2 years ago
- Single Cycle RISC MIPS Processor☆32Updated 3 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆109Updated 5 years ago
- DDR2 memory controller written in Verilog☆76Updated 13 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆57Updated 4 years ago
- Implementation of RISC-V RV32I☆17Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Verilog HDL files☆130Updated 10 months ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆23Updated last year
- UVM and System Verilog Manuals☆40Updated 6 years ago