ashishrana160796 / verilog-starter-tutorials
Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
☆57Updated 4 years ago
Alternatives and similar repositories for verilog-starter-tutorials:
Users that are interested in verilog-starter-tutorials are comparing it to the libraries listed below
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆115Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 2 weeks ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆96Updated 8 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆36Updated last year
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- Basic RISC-V Test SoC☆119Updated 5 years ago
- UVM and System Verilog Manuals☆40Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆84Updated last year
- An overview of TL-Verilog resources and projects☆77Updated 3 weeks ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆129Updated 2 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆100Updated 11 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆95Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆68Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆101Updated 11 months ago
- DDR2 memory controller written in Verilog☆74Updated 13 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆30Updated 3 years ago
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆50Updated 7 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆82Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- This repo provide an index of VLSI content creators and their materials☆146Updated 7 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆90Updated 2 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆21Updated 6 years ago