Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
☆68Nov 25, 2020Updated 5 years ago
Alternatives and similar repositories for verilog-starter-tutorials
Users that are interested in verilog-starter-tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13May 31, 2016Updated 10 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- All About HDL☆40Aug 21, 2019Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆160Jul 17, 2022Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆234Jan 29, 2024Updated 2 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Learn UVM by small projects☆24Aug 31, 2021Updated 5 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 11 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- System Verilog BootCamp☆66Jan 21, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- training labs and examples☆473Aug 1, 2022Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆32Mar 9, 2021Updated 5 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- ☆13May 8, 2022Updated 4 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- Verilog/SystemVerilog Guide☆97Jan 4, 2024Updated 2 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆124Oct 2, 2019Updated 7 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Feb 5, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆76Sep 30, 2023Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆149Jul 31, 2022Updated 4 years ago
- This is a code repo for previous projects in Digital Design & Verification☆20Jan 6, 2015Updated 11 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 5 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆248May 20, 2025Updated last year
- my UVM training projects☆40Mar 14, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LU Decomposition using CUDA☆13Dec 7, 2013Updated 12 years ago
- SRAM☆24Sep 6, 2020Updated 6 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆58Nov 27, 2021Updated 4 years ago
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆22Jun 13, 2021Updated 5 years ago
- In this Project I have Created a website of a bank which provide creditcard to the user.So the user can apply for the card by selecting t…☆13Apr 24, 2017Updated 9 years ago
- ☆17Dec 10, 2018Updated 7 years ago