Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
☆62Nov 25, 2020Updated 5 years ago
Alternatives and similar repositories for verilog-starter-tutorials
Users that are interested in verilog-starter-tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 31, 2016Updated 9 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- All About HDL☆39Aug 21, 2019Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆185Jan 29, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆16Mar 27, 2024Updated 2 years ago
- OLIMEX's WEEKEND PROGRAMMING CHALLENGE☆33Feb 16, 2021Updated 5 years ago
- training labs and examples☆456Aug 1, 2022Updated 3 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆60Sep 30, 2023Updated 2 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- ☆11May 8, 2022Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆13Feb 5, 2024Updated 2 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- An open source GPU monitoring tool written in C++ and C#. Not meant as a replacement for Fraps but designed to be used by developers and …☆12Feb 9, 2018Updated 8 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- This is a code repo for previous projects in Digital Design & Verification☆18Jan 6, 2015Updated 11 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆38Aug 9, 2025Updated 8 months ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Jun 1, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Feb 6, 2021Updated 5 years ago
- LU Decomposition using CUDA☆13Dec 7, 2013Updated 12 years ago
- my UVM training projects☆37Mar 14, 2019Updated 7 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆231May 20, 2025Updated 10 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- SRAM☆23Sep 6, 2020Updated 5 years ago
- ☆22May 25, 2023Updated 2 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆17Dec 31, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 7 months ago
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆21Jun 13, 2021Updated 4 years ago
- PlayStation GPU (WIP)☆18Oct 3, 2023Updated 2 years ago
- ☆17Dec 10, 2018Updated 7 years ago
- A collection of commonly asked RTL design interview questions☆42May 2, 2017Updated 8 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago