Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
☆66Nov 25, 2020Updated 5 years ago
Alternatives and similar repositories for verilog-starter-tutorials
Users that are interested in verilog-starter-tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 31, 2016Updated 10 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 5 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆207Jan 29, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆153Jul 17, 2022Updated 3 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- training labs and examples☆464Aug 1, 2022Updated 3 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆71Sep 30, 2023Updated 2 years ago
- Learn UVM by small projects☆22Aug 31, 2021Updated 4 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆12May 8, 2022Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆76Sep 3, 2019Updated 6 years ago
- Verilog/SystemVerilog Guide☆91Jan 4, 2024Updated 2 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆122Oct 2, 2019Updated 6 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆17Aug 6, 2025Updated 11 months ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆144Apr 3, 2020Updated 6 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆41Aug 9, 2025Updated 11 months ago
- This is a code repo for previous projects in Digital Design & Verification☆19Jan 6, 2015Updated 11 years ago
- My Lab Assigments from Bachelor Degree, This repo includes the projects for digital systems II Lecture (EEM334)☆25Jun 1, 2020Updated 6 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆17Dec 31, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 10 months ago
- This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum☆56Nov 27, 2021Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆32Feb 21, 2019Updated 7 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- windows_2000_source_code☆21Sep 28, 2020Updated 5 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago