For aspiring hardware engineers out there.
☆99Mar 16, 2025Updated last year
Alternatives and similar repositories for Hardware-Engineer-Interview-Questions
Users that are interested in Hardware-Engineer-Interview-Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- This blog also contains interview questions related to Embedded Systems, Linux BSP, Linux Kernel, ARM Architecture, C programming etc☆69May 30, 2024Updated 2 years ago
- A list of embedded interview questions, by Reddit user /u/Enlightenment777. I will attempt to go through all of these questions and answe…☆55Jul 28, 2020Updated 6 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆18Jun 7, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.☆19Sep 24, 2026Updated 3 weeks ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆27Jul 12, 2023Updated 3 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 7 years ago
- 16 bit CPU created in Vivado with Verilog☆23Jun 30, 2022Updated 4 years ago
- Basic example of how to train and detect rust corrosion with yolo v7.☆13Apr 26, 2024Updated 2 years ago
- ☆14Sep 29, 2025Updated last year
- Steps to reproduce the build of PYNQ on ZedBoard☆14Nov 10, 2021Updated 4 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆11Jun 7, 2020Updated 6 years ago
- Play a casual game of blackjack in the terminal. Written in Rust. 🂱🂫☆13Aug 22, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- online job posting and job tracking web application☆13Mar 26, 2022Updated 4 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 10 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆18Oct 24, 2021Updated 4 years ago
- ☆14Nov 25, 2014Updated 11 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This technology implements a PQC accelerator for FPGA-based SoCs using HLS. It supports CRYSTALS-Kyber (ML-KEM) and CRYSTALS-Dilithium (M…☆26Jul 16, 2025Updated last year
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆28Nov 11, 2025Updated 11 months ago
- List of awesome semiconductor startups☆781Sep 2, 2026Updated last month
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆14Jan 18, 2024Updated 2 years ago
- using Arduino Nano and containerized Laravel☆10Jun 22, 2026Updated 3 months ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆15Mar 3, 2023Updated 3 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- STM32 Library V3.5☆13Jun 12, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- ☆31Mar 22, 2026Updated 6 months ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- ☆18Sep 11, 2018Updated 8 years ago
- Info & resources for CSC 325 Computer Architecture at TCNJ☆11Oct 1, 2020Updated 6 years ago
- A collection of tips, tricks, solutions, hacks that may or may not be found online.☆23Jan 12, 2025Updated last year
- This is the repo for Embedded engineer to prepare their interview☆47Jan 30, 2020Updated 6 years ago