For aspiring hardware engineers out there.
☆92Mar 16, 2025Updated last year
Alternatives and similar repositories for Hardware-Engineer-Interview-Questions
Users that are interested in Hardware-Engineer-Interview-Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital Design verilog tricky problems having industry standards☆46Jul 30, 2020Updated 6 years ago
- Embedded System Software Interview Prep Code☆20Jan 24, 2026Updated 6 months ago
- A collection of commonly asked RTL design interview questions☆58May 2, 2017Updated 9 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- This blog also contains interview questions related to Embedded Systems, Linux BSP, Linux Kernel, ARM Architecture, C programming etc☆66May 30, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 6 years ago
- The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.☆16Jun 9, 2026Updated 2 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Crack your Embedded Interview - Books and Materials☆24Mar 15, 2024Updated 2 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆11Jun 7, 2020Updated 6 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 5, 2026Updated last week
- Effective Functions for mixed model☆13Jul 10, 2024Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 8 months ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 10 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆18Jun 23, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- FastFeedForward Networks☆20Dec 8, 2023Updated 2 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- This technology implements a PQC accelerator for FPGA-based SoCs using HLS. It supports CRYSTALS-Kyber (ML-KEM) and CRYSTALS-Dilithium (M…☆23Jul 16, 2025Updated last year
- List of awesome semiconductor startups☆772May 30, 2026Updated 2 months ago
- Minimal startup code + Makefile for building bare-metal C programs for Cortex-M4☆11Jul 26, 2016Updated 10 years ago
- In this repository all product documentation form the TWTG NEON product line can be found.☆12Jun 11, 2026Updated 2 months ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 10 months ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository consists of all chipdev.io practice questions☆29Oct 11, 2023Updated 2 years ago
- a mini 2x2 systolic array and PE demo☆74Dec 21, 2025Updated 7 months ago
- SIGIR'20: An Analysis of BERT in Document Ranking☆21Jul 27, 2020Updated 6 years ago
- STM32 Library V3.5☆13Jun 12, 2014Updated 12 years ago
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆45Jun 16, 2025Updated last year
- CAN Bus Shield - MCP2515&MCP2551☆13May 8, 2021Updated 5 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago