For aspiring hardware engineers out there.
☆96Mar 16, 2025Updated last year
Alternatives and similar repositories for Hardware-Engineer-Interview-Questions
Users that are interested in Hardware-Engineer-Interview-Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of notes and resources I created for some of the classes I took at CMU.☆15Jul 6, 2021Updated 5 years ago
- Digital Design verilog tricky problems having industry standards☆45Jul 30, 2020Updated 6 years ago
- Embedded System Software Interview Prep Code☆21Jan 24, 2026Updated 8 months ago
- A collection of commonly asked RTL design interview questions☆61May 2, 2017Updated 9 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This blog also contains interview questions related to Embedded Systems, Linux BSP, Linux Kernel, ARM Architecture, C programming etc☆69May 30, 2024Updated 2 years ago
- A list of embedded interview questions, by Reddit user /u/Enlightenment777. I will attempt to go through all of these questions and answe…☆54Jul 28, 2020Updated 6 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 6 years ago
- The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.☆18Updated this week
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆13May 12, 2024Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆27Jul 12, 2023Updated 3 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Crack your Embedded Interview - Books and Materials☆25Mar 15, 2024Updated 2 years ago
- ☆14Sep 29, 2025Updated 11 months ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 9 months ago
- Effective Functions for mixed model☆13Jul 10, 2024Updated 2 years ago
- ☆14Jul 4, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ARM-based Hypervisor for Real-Time Embedded Systems☆20Mar 5, 2019Updated 7 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 10 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆20Feb 17, 2022Updated 4 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- FastFeedForward Networks☆20Dec 8, 2023Updated 2 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆28Nov 11, 2025Updated 10 months ago
- This technology implements a PQC accelerator for FPGA-based SoCs using HLS. It supports CRYSTALS-Kyber (ML-KEM) and CRYSTALS-Dilithium (M…☆25Jul 16, 2025Updated last year
- List of awesome semiconductor startups☆778Sep 2, 2026Updated 3 weeks ago
- In this repository all product documentation form the TWTG NEON product line can be found.☆12Jun 11, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 11 months ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆14Jan 18, 2024Updated 2 years ago
- This repository consists of all chipdev.io practice questions☆33Oct 11, 2023Updated 2 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆15Mar 3, 2023Updated 3 years ago
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 5 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year