mikinty / Hardware-Engineer-Interview-QuestionsLinks
For aspiring hardware engineers out there.
☆70Updated 4 months ago
Alternatives and similar repositories for Hardware-Engineer-Interview-Questions
Users that are interested in Hardware-Engineer-Interview-Questions are comparing it to the libraries listed below
Sorting:
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆259Updated last month
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆133Updated last month
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆109Updated last month
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆359Updated 2 months ago
- 100 Days of RTL☆380Updated 11 months ago
- ☆59Updated 3 years ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆359Updated 7 months ago
- ECE 3300 HDL Code☆50Updated 2 years ago
- A curated list of Computer Architecture and Systems resources☆531Updated 4 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆137Updated 3 years ago
- It contains a curated list of awesome RISC-V Resources.☆231Updated 5 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆114Updated 4 years ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆111Updated 3 years ago
- Verilog/SystemVerilog Guide☆68Updated last year
- ☆396Updated 4 months ago
- Digital Design verilog tricky problems having industry standards☆23Updated 4 years ago
- Verilog HDL files☆146Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Basic RISC-V Test SoC☆137Updated 6 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆105Updated 9 years ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆203Updated last month
- List of required readings for three-semester course in Computer Architecture at UCU (Principles of Computer Organization, Computer System…☆101Updated last year
- ☆33Updated 6 months ago
- Verilog modules for beginners☆28Updated 3 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆13Updated 9 months ago