valar1234 / MIPS

Related projects: ⓘ

• sxtyzhangzk / mips-cpu
  A MIPS CPU implemented in Verilog
  ☆63Updated 7 years ago
• Michaelvll / RISCV_CPU
  A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL
  ☆71Updated 4 years ago
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆111Updated 9 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 2 months ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆112Updated 4 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆60Updated 2 months ago
• rajshadow / 4-way-set-associative-cache-verilog
  Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy
  ☆41Updated 7 years ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆167Updated 5 years ago
• OSCPU / oscpu-framework
  ☆43Updated this week
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• librecores / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆64Updated 5 years ago
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆109Updated 4 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆32Updated 5 years ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆105Updated last year
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆120Updated last year
• OSCPU / chisel-playground
  ☆54Updated 2 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆44Updated 9 months ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆212Updated 6 years ago
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆59Updated 2 months ago
• prasadp4009 / 2-way-Set-Associative-Cache-Controller
  Synthesizable and Parameterized Cache Controller in Verilog
  ☆41Updated last year
• bzeeno / riscv-cpu
  Pipelined RISC-V CPU
  ☆17Updated 3 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆161Updated last month
• Biinngg / Floating-Point-Addition
  使用Verilog设计的带四舍五入功能的浮点加法器
  ☆19Updated 12 years ago
• lingscale / cc01
  ☆31Updated last year
• SpinalHDL / SpinalWorkshop
  Labs to learn SpinalHDL
  ☆136Updated 2 months ago
• sequencer / arithmetic
  ☆31Updated 7 months ago
• ucb-bar / chisel3-wiki
  ☆23Updated this week
• meton-robean / Vector_MulAdd_Accelerator
  vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
  ☆48Updated 4 years ago
• sifive / block-inclusivecache-sifive
  ☆71Updated 2 years ago