A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.
☆79Nov 4, 2024Updated last year
Alternatives and similar repositories for MIPS
Users that are interested in MIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Car Diagnostics Software compatible with ELM327 OBD usb device☆11May 10, 2025Updated last year
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆87Jun 5, 2019Updated 7 years ago
- A verilog implementation of MIPS ISA.☆19Jul 7, 2019Updated 7 years ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆11Mar 7, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A softcore microprocessor of MIPS32 architecture.☆39Sep 14, 2026Updated last month
- PowerPC implemented in Verilog for an FPGA.☆14Sep 12, 2024Updated 2 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 8 years ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆165May 20, 2022Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- ☆33Jul 22, 2020Updated 6 years ago
- A library for runtime code generation☆20Oct 17, 2022Updated 4 years ago
- MyFranchise for Madden 24 PC☆11Dec 4, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 5 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- Immutable empty and singleton collections☆13Mar 2, 2023Updated 3 years ago
- Shush is an intelligent manager for your phone’s ringer.☆10Feb 9, 2018Updated 8 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- USB uploader tool for Everdrive64☆12Apr 5, 2020Updated 6 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Shader compiler for Nintendo Switch, targeting the deko3d API (based on mesa/nouveau sources)☆27Mar 12, 2022Updated 4 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆15Dec 29, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A signal generator that creates different output signals based on its configuration. It contains an implementation in each of the suppor…☆11Jul 17, 2020Updated 6 years ago
- ☆22Oct 13, 2024Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- Versioned dictionaries following the mutable-until-shared (Mutts) discipline☆10Jul 29, 2020Updated 6 years ago
- A simple graph type with data on the vertices and edges.☆12Oct 22, 2026Updated last week
- 💻 A 5-stage pipeline MIPS CPU implementation in Verilog.☆33Jul 5, 2020Updated 6 years ago
- ☆17Jul 31, 2024Updated 2 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆131Nov 13, 2019Updated 6 years ago
- highly accurate GBA emulator, built from scratch☆27Aug 27, 2026Updated 2 months ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 10 months ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Experimental Distributed Arrays package☆13Mar 14, 2023Updated 3 years ago
- Time travel in JuliaLang. (Useful for testing what code did before your changes)☆17Sep 3, 2023Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago