A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.
☆78Nov 4, 2024Updated last year
Alternatives and similar repositories for MIPS
Users that are interested in MIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Jul 29, 2015Updated 11 years ago
- MIPS CPU implemented in Verilog☆657Oct 3, 2017Updated 8 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆85Jun 5, 2019Updated 7 years ago
- PlayStation emulator written in C++.☆28Mar 31, 2023Updated 3 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated this week
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆165May 20, 2022Updated 4 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27May 1, 2018Updated 8 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- ☆22Oct 13, 2024Updated last year
- Various caches written in Verilog-HDL☆134Apr 24, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆26Jun 30, 2023Updated 3 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- highly accurate GBA emulator, built from scratch☆26Aug 27, 2026Updated 3 weeks ago
- CRV, a tiny RISC-V runtime assembler☆14Aug 21, 2023Updated 3 years ago
- WIP gameboy advance emulator☆14Mar 22, 2024Updated 2 years ago
- Casio Loopy emulator written in D.☆14Dec 29, 2020Updated 5 years ago
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 5 years ago
- A Gameboy emulator made in Crystal as part of a 5-day speedrun (runs Pokemon Blue so it's perfect)☆12Jul 18, 2025Updated last year
- UltraHLE source code☆28Aug 22, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- PlayStation 1 (PSX) Emulator Written in C (SDL2)☆39May 12, 2023Updated 3 years ago
- A toy C compiler☆13May 27, 2024Updated 2 years ago
- A Nintendo DS emulator☆13Jun 18, 2023Updated 3 years ago
- PlayStation 2 emulator written in C++.☆46Mar 31, 2023Updated 3 years ago
- w.i.p gba emulator☆16Jun 12, 2024Updated 2 years ago
- PlayStation 2 Emulator☆36Jun 5, 2023Updated 3 years ago
- Immutable empty and singleton collections☆13Mar 2, 2023Updated 3 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Julia implementation of LULESH with MPI + X.☆12Jul 23, 2022Updated 4 years ago
- The MINA Instruction Set Architecture.☆17Apr 7, 2023Updated 3 years ago
- NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）☆75Mar 19, 2024Updated 2 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆15Dec 29, 2018Updated 7 years ago
- Shader compiler for Nintendo Switch, targeting the deko3d API (based on mesa/nouveau sources)☆27Mar 12, 2022Updated 4 years ago