valar1234 / MIPSLinks
A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.
☆74Updated 7 months ago
Alternatives and similar repositories for MIPS
Users that are interested in MIPS are comparing it to the libraries listed below
Sorting:
- A MIPS CPU implemented in Verilog☆68Updated 7 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆83Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆132Updated 2 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆286Updated 7 years ago
- Run rocket-chip on FPGA☆68Updated 6 months ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- A Tiny Processor Core☆110Updated 2 weeks ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆49Updated 4 months ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- ☆49Updated 6 years ago
- ☆67Updated 3 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- ☆86Updated last month
- A teaching-focused RISC-V CPU design used at UC Davis☆147Updated 2 years ago
- Naïve MIPS32 SoC implementation☆115Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago