grantae / OpenMIPS

Related projects ⓘ

Alternatives and complementary repositories for OpenMIPS

• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆78Updated 2 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆216Updated 2 weeks ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆108Updated this week
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆78Updated 3 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆161Updated 3 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆131Updated 3 weeks ago
• lowRISC / riscv-compliance
  TEMPORARY FORK of the riscv-compliance repository
  ☆16Updated 3 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆79Updated 5 years ago
• sifive / elf2hex
  Converts ELF files to HEX files that are suitable for Verilog's readmemh.
  ☆81Updated 2 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆173Updated 2 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆89Updated 3 years ago
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆60Updated last month
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆130Updated last month
• ic-lab-duth / RISC-V-Vector
  Vector processor for RISC-V vector ISA
  ☆110Updated 4 years ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆60Updated 8 months ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆82Updated 6 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆56Updated last week
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆67Updated this week
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆153Updated last week
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆158Updated last month
• Kenji-Ishimaru / polyphony
  3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.
  ☆70Updated 4 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆102Updated 6 years ago
• danshanley / FPU
  IEEE 754 floating point unit in Verilog
  ☆128Updated 8 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆164Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆217Updated this week
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆153Updated 4 years ago
• evantandersen / fpga-gpu
  A basic GPU for altera FPGAs
  ☆68Updated 5 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆103Updated last week
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆113Updated 9 years ago