grantae / OpenMIPS
A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions, over 100 hw/sw tests, and full ISA compliance
☆61Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpenMIPS
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆212Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆78Updated 5 years ago
- RISC-V 32-bit microcontroller developed in Verilog☆156Updated 2 weeks ago
- OpenXuantie - OpenE906 Core☆134Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆103Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆129Updated last week
- 64-bit multicore Linux-capable RISC-V processor☆78Updated last month
- A Tiny Processor Core☆103Updated 3 weeks ago
- RISC-V CPU Core☆287Updated 5 months ago
- Verilog implementation of a RISC-V core☆100Updated 6 years ago
- ☆269Updated last month
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆75Updated 4 years ago
- Converts ELF files to HEX files that are suitable for Verilog's readmemh.☆81Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Opensource DDR3 Controller☆203Updated last week
- Basic RISC-V Test SoC☆104Updated 5 years ago
- A basic GPU for altera FPGAs☆67Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆60Updated 7 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆89Updated 3 years ago
- Instruction Set Generator initially contributed by Futurewei☆264Updated last year
- ☆214Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆215Updated last month
- Various caches written in Verilog-HDL☆113Updated 9 years ago
- RISC-V Verification Interface☆74Updated 2 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆79Updated this week
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆125Updated 2 years ago
- RISC-V System on Chip Template☆153Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- Verilog Configurable Cache☆167Updated 2 months ago