nandland / spi-master
SPI Master for FPGA - VHDL and Verilog
☆272Updated last year
Alternatives and similar repositories for spi-master:
Users that are interested in spi-master are comparing it to the libraries listed below
- SPI Slave for FPGA in Verilog and VHDL☆195Updated 10 months ago
- Verilog I2C interface for FPGA implementation☆584Updated last week
- Verilog UART☆146Updated 11 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- Verilog UART☆455Updated last week
- A full-speed device-side USB peripheral core written in Verilog.☆228Updated 2 years ago
- SPI master and SPI slave for FPGA written in VHDL☆170Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆421Updated 3 years ago
- Verilog SDRAM memory controller☆319Updated 7 years ago
- Various HDL (Verilog) IP Cores☆748Updated 3 years ago
- Bus bridges and other odds and ends☆523Updated last month
- Verilog digital signal processing components☆129Updated 2 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡 读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆289Updated last year
- Vivado诸多IP,包括图像处理等☆193Updated 7 months ago
- AXI interface modules for Cocotb☆240Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆250Updated 2 months ago
- FPGA Logic Analyzer and GUI☆118Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆789Updated last week
- I2C Master and Slave☆33Updated 9 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Verilog module for calculation of FFT.☆167Updated 12 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated last week
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆118Updated 3 years ago
- Opensource DDR3 Controller☆276Updated this week
- A huge VHDL library for FPGA development☆378Updated this week
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆161Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆158Updated this week
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆258Updated last year
- A git-friendly Vivado wrapper☆229Updated 9 months ago
- Basic RISC-V Test SoC☆114Updated 5 years ago