SPI Master for FPGA - VHDL and Verilog
☆349Aug 22, 2023Updated 3 years ago
Alternatives and similar repositories for spi-master
Users that are interested in spi-master are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- SPI master and SPI slave for FPGA written in VHDL☆187Apr 24, 2021Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆729Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆89Dec 7, 2020Updated 5 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆47Apr 17, 2020Updated 6 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 8 years ago
- A simple implementation of a UART modem in Verilog.☆198Nov 10, 2021Updated 4 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆301Feb 11, 2024Updated 2 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Ethernet components for FPGA implementation☆3,133Feb 27, 2025Updated last year
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆72May 8, 2020Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆493Updated this week
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- Various HDL (Verilog) IP Cores☆937Jul 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Verilog UART☆590Feb 27, 2025Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆70Oct 20, 2022Updated 4 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- Verilog UART☆204Jun 4, 2013Updated 13 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog PCI express components☆1,673Apr 26, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,161Feb 27, 2025Updated last year
- Simple fixed-cycle SDRAM Controller☆29Apr 26, 2026Updated 5 months ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- ☆15Aug 10, 2023Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆87Jul 26, 2019Updated 7 years ago
- Opensource DDR3 Controller☆487Sep 12, 2026Updated last month