nandland / spi-masterLinks
SPI Master for FPGA - VHDL and Verilog
☆300Updated 2 years ago
Alternatives and similar repositories for spi-master
Users that are interested in spi-master are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆212Updated last year
- Verilog UART☆180Updated 12 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆374Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆509Updated 3 years ago
- Verilog UART☆505Updated 6 months ago
- Verilog I2C interface for FPGA implementation☆641Updated 6 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 6 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Verilog SDRAM memory controller☆342Updated 8 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 2 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆190Updated 2 years ago
- Verilog module for calculation of FFT.☆181Updated 13 years ago
- FPGA Logic Analyzer and GUI☆136Updated 2 years ago
- Verilog digital signal processing components☆155Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆154Updated 3 years ago
- AXI interface modules for Cocotb☆283Updated last week
- Basic RISC-V Test SoC☆141Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- Pipeline FFT Implementation in Verilog HDL☆132Updated 6 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆367Updated this week
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆251Updated 2 years ago
- Various HDL (Verilog) IP Cores☆832Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆61Updated 4 years ago
- Opensource DDR3 Controller☆383Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆228Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆316Updated 2 years ago
- Fixed Point Math Library for Verilog☆141Updated 11 years ago