SPI Master for FPGA - VHDL and Verilog
☆329Aug 22, 2023Updated 2 years ago
Alternatives and similar repositories for spi-master
Users that are interested in spi-master are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆226May 11, 2024Updated last year
- Single Port RAM, Dual Port RAM, FIFO☆33May 17, 2022Updated 3 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- SPI master and SPI slave for FPGA written in VHDL☆181Apr 24, 2021Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆76Dec 7, 2020Updated 5 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- All code found on nandland is here. underconstruction.gif☆362Aug 21, 2022Updated 3 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆177Nov 10, 2021Updated 4 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆294Feb 11, 2024Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆45Apr 17, 2020Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆572Oct 10, 2021Updated 4 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- An i2c master controller implemented in Verilog☆33Jul 26, 2017Updated 8 years ago
- Gigabit Ethernet UDP communication driver☆80Jul 26, 2019Updated 6 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆427Feb 13, 2026Updated 3 weeks ago
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- Verilog UART☆193Jun 4, 2013Updated 12 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FA…☆96Sep 14, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago