nandland / spi-masterLinks
SPI Master for FPGA - VHDL and Verilog
☆297Updated 2 years ago
Alternatives and similar repositories for spi-master
Users that are interested in spi-master are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- Verilog I2C interface for FPGA implementation☆641Updated 5 months ago
- Verilog UART☆503Updated 5 months ago
- Verilog UART☆178Updated 12 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆505Updated 3 years ago
- Verilog SDRAM memory controller☆340Updated 8 years ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- AXI interface modules for Cocotb☆278Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- Verilog module for calculation of FFT.☆179Updated 13 years ago
- Pipeline FFT Implementation in Verilog HDL☆128Updated 6 years ago
- Opensource DDR3 Controller☆381Updated 2 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆345Updated 2 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- I2C Master and Slave☆38Updated 10 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆308Updated 4 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Bus bridges and other odds and ends☆583Updated 4 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆241Updated last year
- Verilog SPI master and slave☆57Updated 9 years ago
- Vivado诸多IP,包括图像处理等☆225Updated last year
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago