Alternatives and similar repositories for fpga_cmos_design

Users that are interested in fpga_cmos_design are comparing it to the libraries listed below

• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• mhhai / ImageStitchBasedOnFPGA

  View on GitHub
  七路图像在FPGA中实现拼接，代码会不断添加进来。
  ☆29Aug 17, 2021Updated 4 years ago
• Frogwells / fpga_design

  View on GitHub
  这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
  ☆96Sep 25, 2017Updated 8 years ago
• kalmi / fpga-cam-spartan6-mt9v034

  View on GitHub
  ☆12Sep 8, 2017Updated 8 years ago
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆48Oct 24, 2021Updated 4 years ago
• tinyvision-ai-inc / tinyVision_sensai

  View on GitHub
  Making Lattice SensAI work properly on tinyVision products
  ☆12Nov 22, 2022Updated 3 years ago
• xkw168 / Digital-recognition

  View on GitHub
  digital recognition base on FPGA
  ☆12Nov 10, 2019Updated 6 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago
• Yongxiang-Guo / Verilog_spi_flash

  View on GitHub
  SPI通信实现FLASH读写
  ☆16Mar 18, 2020Updated 5 years ago
• markos-stefanidis / FPGA-Based-HDR-algorithm

  View on GitHub
  Hardware implementation of HDR image producing algorithm
  ☆16Sep 30, 2022Updated 3 years ago
• yedk / arm_cortex_m0_xillinx

  View on GitHub
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13May 28, 2019Updated 6 years ago
• FelixWinterstein / FPGA-shared-mem

  View on GitHub
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆18Dec 7, 2017Updated 8 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Nov 8, 2025Updated 3 months ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆18May 21, 2014Updated 11 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• yhqiu16 / OCOWFC

  View on GitHub
  Open-Channel Open-Way Flash Controller
  ☆22Sep 10, 2021Updated 4 years ago
• BigPig-Bro / Uart_IO_Auto_test

  View on GitHub
  通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可
  ☆17Jul 17, 2025Updated 6 months ago
• haifengch / axi_interconnect

  View on GitHub
  ☆28Jul 9, 2025Updated 7 months ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• Elrori / OV_camera_on_FPGA

  View on GitHub
  OV7670 (Verilog HDL)Drive for FPGA
  ☆18Mar 4, 2019Updated 6 years ago
• ultraembedded / core_usb_sniffer

  View on GitHub
  USB capture IP
  ☆25Jun 6, 2020Updated 5 years ago
• bxinquan / zynq_cam_isp_demo

  View on GitHub
  基于verilog实现了ISP图像处理IP
  ☆316Nov 28, 2022Updated 3 years ago
• KasuganoSoraaa / simple-AXI2AHB-bridge

  View on GitHub
  AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc
  ☆42Mar 17, 2022Updated 3 years ago
• yugithub / OFDM-baseband

  View on GitHub
  Verilog实现OFDM基带
  ☆45Jan 22, 2016Updated 10 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• ultraembedded / core_mmc

  View on GitHub
  MMC (and derivative standards) host controller
  ☆25Sep 14, 2020Updated 5 years ago
• efabless / raptor_soc_template

  View on GitHub
  Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
  ☆22Oct 9, 2019Updated 6 years ago
• fpga-logi / logi-hard

  View on GitHub
  All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
  ☆31Jan 25, 2016Updated 10 years ago
• KitSprout / Camera-MT

  View on GitHub
  Camera Module，Use MT9V034
  ☆17Jan 12, 2016Updated 10 years ago
• ATaylorCEngFIET / Genesys_ZU_MIPI_PCAM

  View on GitHub
  Imaging application using MIPI and DisplayPort to process image
  ☆25Feb 13, 2020Updated 6 years ago
• ultraembedded / core_audio

  View on GitHub
  Audio controller (I2S, SPDIF, DAC)
  ☆93Sep 1, 2019Updated 6 years ago
• airhdl / spi-to-axi-bridge

  View on GitHub
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆53Dec 6, 2023Updated 2 years ago
• weston-embedded / Xilinx

  View on GitHub
  ☆22Jul 2, 2020Updated 5 years ago
• ahmedshahein / DSP-RTL-Lib

  View on GitHub
  RTL Verilog library for various DSP modules
  ☆94Feb 17, 2022Updated 3 years ago
• jakubcabal / rmii-firewall-fpga

  View on GitHub
  RMII Firewall FPGA
  ☆25Dec 2, 2019Updated 6 years ago
• TAPR / OpenHPSDR-Firmware

  View on GitHub
  This is the verilog code for the various FPGA in the OpenHPSDR Radios
  ☆26Mar 1, 2025Updated 11 months ago
• mcrl / NVMe

  View on GitHub
  ☆35Dec 10, 2023Updated 2 years ago
• suisuisi / FPGA_Library

  View on GitHub
  Vivado诸多IP，包括图像处理等
  ☆234Jul 28, 2024Updated last year
• iccircle / gamegirl

  View on GitHub
  fpga based nes box
  ☆22Sep 20, 2021Updated 4 years ago