Frogwells/fpga_cmos_design external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Frogwells/fpga_cmos_design

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Frogwells/fpga_cmos_design)

Close

Frogwells / fpga_cmos_designView on GitHubMore

• External links
• Readme badge

这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西

☆36Nov 11, 2017Updated 8 years ago

Alternatives and similar repositories for fpga_cmos_design

Users that are interested in fpga_cmos_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• mhhai / ImageStitchBasedOnFPGA

  View on GitHub
  七路图像在FPGA中实现拼接，代码会不断添加进来。
  ☆29Aug 17, 2021Updated 4 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• Elrori / OV_camera_on_FPGA

  View on GitHub
  OV7670 (Verilog HDL)Drive for FPGA
  ☆19Mar 4, 2019Updated 7 years ago
• markos-stefanidis / FPGA-Based-HDR-algorithm

  View on GitHub
  Hardware implementation of HDR image producing algorithm
  ☆16Sep 30, 2022Updated 3 years ago
• Frogwells / fpga_design

  View on GitHub
  这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
  ☆100Sep 25, 2017Updated 8 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• tinyvision-ai-inc / tinyVision_sensai

  View on GitHub
  Making Lattice SensAI work properly on tinyVision products
  ☆12Nov 22, 2022Updated 3 years ago
• xkw168 / Digital-recognition

  View on GitHub
  digital recognition base on FPGA
  ☆12Nov 10, 2019Updated 6 years ago
• yedk / arm_cortex_m0_xillinx

  View on GitHub
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13May 28, 2019Updated 7 years ago
• BigPig-Bro / Uart_IO_Auto_test

  View on GitHub
  通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可
  ☆18Jul 17, 2025Updated 10 months ago
• kalmi / fpga-cam-spartan6-mt9v034

  View on GitHub
  ☆12Sep 8, 2017Updated 8 years ago
• Yongxiang-Guo / Verilog_spi_flash

  View on GitHub
  SPI通信实现FLASH读写
  ☆17Mar 18, 2020Updated 6 years ago
• FelixWinterstein / FPGA-shared-mem

  View on GitHub
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆18Dec 7, 2017Updated 8 years ago
• yugithub / OFDM-baseband

  View on GitHub
  Verilog实现OFDM基带
  ☆45Jan 22, 2016Updated 10 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆16Nov 8, 2025Updated 6 months ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• suisuisi / FPGAandImage

  View on GitHub
  image processing based FPGA
  ☆119Sep 2, 2021Updated 4 years ago
• ironstein0 / handwriting-recognition-using-neural-networks-on-FPGA-final-year-project

  View on GitHub
  ☆27Nov 2, 2017Updated 8 years ago
• ultraembedded / core_audio

  View on GitHub
  Audio controller (I2S, SPDIF, DAC)
  ☆97Sep 1, 2019Updated 6 years ago
• efabless / raptor_soc_template

  View on GitHub
  Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
  ☆22Oct 9, 2019Updated 6 years ago
• sh-vlad / FPGA_rtime_HDR_video

  View on GitHub
  We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.
  ☆32May 18, 2019Updated 7 years ago
• bxinquan / zynq_cam_isp_demo

  View on GitHub
  基于verilog实现了ISP图像处理IP
  ☆328Nov 28, 2022Updated 3 years ago
• DeamonYang / FPGA_SDR

  View on GitHub
  软件无线电，使用FPGA进行正交解调。
  ☆23Feb 18, 2019Updated 7 years ago
• course-design-beihang / Doppler

  View on GitHub
  Velocity Measurement by Doppler Radar implemented on Matlab
  ☆12Nov 24, 2017Updated 8 years ago
• DCLAB08 / Real-Time-Image-Video-Dehazing

  View on GitHub
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆37Feb 26, 2022Updated 4 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• ATaylorCEngFIET / Genesys_ZU_MIPI_PCAM

  View on GitHub
  Imaging application using MIPI and DisplayPort to process image
  ☆25Feb 13, 2020Updated 6 years ago
• Verkhovskaya / fpga_oscilloscope

  View on GitHub
  An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA
  ☆11May 23, 2017Updated 9 years ago
• daharoni / Miniscope_CMOS_Imaging_Sensor_PCB

  View on GitHub
  Design, fabrication, and assembly files for CMOS imaging sensor PCB
  ☆15Mar 16, 2017Updated 9 years ago
• txzing / modbus_crc_verilog

  View on GitHub
  FPGA纯逻辑实现modbus通信
  ☆25Sep 5, 2022Updated 3 years ago
• sbourdeauducq / serdes-tdc

  View on GitHub
  SERDES-based TDC core for Spartan-6
  ☆19Aug 2, 2012Updated 13 years ago
• calvinee / VERILOG-CNN-mnist-system

  View on GitHub
  本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。
  ☆10Aug 12, 2022Updated 3 years ago
• iharbour-heyaonan / FPGA_image_process

  View on GitHub
  FPGA实现简单的图像处理算法
  ☆81Mar 26, 2023Updated 3 years ago
• suisuisi / FPGA_Library

  View on GitHub
  Vivado诸多IP，包括图像处理等
  ☆234Jul 28, 2024Updated last year
• drom / spi

  View on GitHub
  spi memory controller
  ☆24Jan 5, 2017Updated 9 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• fpga-logi / logi-hard

  View on GitHub
  All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
  ☆31Jan 25, 2016Updated 10 years ago
• takeshineshiro / utrasound_mobile_fpga

  View on GitHub
  fpga for utrasound mobile device
  ☆13Aug 10, 2015Updated 10 years ago
• zhemao / md5cracker

  View on GitHub
  A Hardware MD5 Cracker for the Cyclone V SoC
  ☆12Mar 25, 2015Updated 11 years ago
• jakubcabal / rmii-firewall-fpga

  View on GitHub
  RMII Firewall FPGA
  ☆25Dec 2, 2019Updated 6 years ago
• hamsternz / DisplayPort_Verilog

  View on GitHub
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆268Mar 15, 2019Updated 7 years ago
• arpitp / ssd-controller

  View on GitHub
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆17May 21, 2014Updated 12 years ago
• OpenCAPI / oc-accel

  View on GitHub
  OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology
  ☆77Aug 29, 2024Updated last year