ucb-ucie / uciedigital
Pure digital components of a UCIe controller
☆56Updated this week
Alternatives and similar repositories for uciedigital:
Users that are interested in uciedigital are comparing it to the libraries listed below
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- Advanced Architecture Labs with CVA6☆54Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆186Updated last week
- ☆31Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆41Updated 6 years ago
- ☆71Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated last month
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- ☆53Updated 4 years ago
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆137Updated 2 weeks ago
- round robin arbiter☆70Updated 10 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- ☆88Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- Network on Chip Implementation written in SytemVerilog☆171Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆182Updated this week