phthinh / OFDM_802_16
IEEE 802.16 OFDM-based transceiver system
☆23Updated 5 years ago
Alternatives and similar repositories for OFDM_802_16
Users that are interested in OFDM_802_16 are comparing it to the libraries listed below
Sorting:
- ☆13Updated 7 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆27Updated 3 years ago
- ☆15Updated 2 years ago
- My code repositry for common use.☆22Updated 3 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- Verilog实现OFDM基带☆42Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- Testbenches for HDL projects☆16Updated this week
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆27Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- Demonstration of Automatic Gain Control with PYNQ☆13Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆14Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- ☆27Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆31Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆20Updated 4 years ago