DMA source and sink blocks for Xilinx Zynq FPGAs
☆24May 19, 2020Updated 5 years ago
Alternatives and similar repositories for PothosZynq
Users that are interested in PothosZynq are comparing it to the libraries listed below
Sorting:
- Plotter widgets for visualization in Pothos GUI☆14Jul 25, 2021Updated 4 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- Simple, zero-copy DMA to/from userspace.☆80Jul 18, 2023Updated 2 years ago
- A portable driver for the LMS7002M dual transceiver☆30Jan 4, 2022Updated 4 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Jul 21, 2018Updated 7 years ago
- Soapy SDR plugins for Osmo supported SDR devices☆17Oct 9, 2025Updated 5 months ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆53Feb 6, 2016Updated 10 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- a playground for xilinx zynq fpga experiments☆50Nov 19, 2018Updated 7 years ago
- gr-eventstream is a set of GNU Radio blocks for creating precisely timed events and either inserting them into, or extracting them from n…☆44Sep 20, 2017Updated 8 years ago
- Linux Driver for the Zynq FPGA DMA engine☆90Feb 12, 2015Updated 11 years ago
- ☆18Dec 5, 2022Updated 3 years ago
- Pothos framework support for software defined radio hardware.☆25Sep 20, 2021Updated 4 years ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- Das U-Boot Bootloader☆10Dec 7, 2016Updated 9 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Apr 27, 2017Updated 8 years ago
- WLAN Receiver for GNU Radio on Android☆13Aug 4, 2020Updated 5 years ago
- GNU Radio Gpredict Doppler shift correction block☆33Dec 21, 2015Updated 10 years ago
- GNU Radio ADSB decoder and framer☆35Jul 26, 2015Updated 10 years ago
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 6 years ago
- Fork of the QT based SDR project from RF-Space☆12Jun 7, 2011Updated 14 years ago
- Yocto Project BSPs for Ettus Products☆38Sep 4, 2025Updated 6 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- Homebrew formulas for software defined radio☆77May 3, 2020Updated 5 years ago
- Learn to navigate in dynamic environments with normalized LiDAR scans☆15Sep 22, 2023Updated 2 years ago
- CDA Telemetry Demodulator for GOES-16☆12Dec 28, 2021Updated 4 years ago
- Linux Kernel☆14Oct 27, 2017Updated 8 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- Burst PSK Modem Building Blocks for GNU Radio☆27Oct 12, 2016Updated 9 years ago
- Pothos demonstration applications☆26Dec 3, 2017Updated 8 years ago
- ☆14Mar 20, 2022Updated 4 years ago