Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabilities in Closed-Source RISC-V CPUs".
☆24Mar 1, 2026Updated 2 weeks ago
Alternatives and similar repositories for RISCover
Users that are interested in RISCover are comparing it to the libraries listed below
Sorting:
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"☆37Oct 17, 2025Updated 5 months ago
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆21Nov 25, 2025Updated 3 months ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 9 months ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- Python 3 wrapper module for 3D ACIS Modeler☆15Jan 21, 2018Updated 8 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- Python GUI for seeing what's happening inside a fuzzer☆26Oct 1, 2021Updated 4 years ago
- Sample code for ret2usr (and ret2dir) kernel attacks☆10Nov 23, 2016Updated 9 years ago
- Schedule mails inside mu4e to allow for "undo send"☆19Aug 7, 2020Updated 5 years ago
- ☆11Jan 9, 2021Updated 5 years ago
- Minimal example to demonstrate non-sequentially consistent executions on x86/x64☆13Jan 12, 2018Updated 8 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- Hackeriet Website☆19Dec 28, 2025Updated 2 months ago
- Java pseudo-random number generation code with minimal dependencies.☆14Feb 23, 2026Updated 3 weeks ago
- Light-weight MIPS R4000 and RISC-V system simulator☆19Mar 3, 2026Updated 2 weeks ago
- Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves☆55Mar 17, 2025Updated last year
- Sample code for matrix transposition in Vulkan☆15Sep 19, 2022Updated 3 years ago
- 基于vue3和electron实现的仿网易云桌面端应用☆10Oct 29, 2025Updated 4 months ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆25Aug 25, 2025Updated 6 months ago
- Examples for gstreamer conference talk☆20Oct 8, 2016Updated 9 years ago
- Prediction algorithms for the PCG pseudo-random generator☆15Nov 13, 2020Updated 5 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated last year
- v4l2 stuff☆16Jul 1, 2017Updated 8 years ago
- Configurable draw distance for Hitman Codename 47☆12Aug 20, 2015Updated 10 years ago
- Multilayer perceptron in vulkan☆14May 20, 2020Updated 5 years ago
- RenameLocalVars is an IDA plugin that renames local variables to something easier to read.☆15Jul 9, 2023Updated 2 years ago
- ☆26Mar 13, 2025Updated last year
- ☆14Jul 23, 2025Updated 7 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated last month
- USDQ Stablecoin by Q DAO v1.0☆17Apr 24, 2019Updated 6 years ago
- An in-depth guide to getting started with SDL2 in the C Language☆26Mar 4, 2024Updated 2 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- An implementation of the multi-paradigm declarative language Curry which compiles Curry programs into Haskell programs☆20Feb 22, 2026Updated 3 weeks ago
- DRÖM: DREAM 6800 emulator in LÖVE☆22Nov 14, 2023Updated 2 years ago
- IOPMP IP☆24Jul 11, 2025Updated 8 months ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆14Sep 26, 2025Updated 5 months ago
- ☆20Aug 20, 2025Updated 6 months ago