SoftFloat release 3
☆352Mar 7, 2025Updated last year
Alternatives and similar repositories for berkeley-softfloat-3
Users that are interested in berkeley-softfloat-3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TestFloat release 3☆77Mar 7, 2025Updated last year
- ☆386Jun 14, 2026Updated last month
- materials available to the public☆39Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 2 weeks ago
- C library for the emulation of reduced-precision floating point types☆57Apr 2, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The official repository for the gem5 website.☆24Jul 10, 2026Updated 3 weeks ago
- ☆1,229Jul 24, 2026Updated last week
- ☆10Oct 15, 2021Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- RISC-V Formal Verification Framework☆206Jul 15, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,187Jul 15, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,285Sep 18, 2021Updated 4 years ago
- A test repository for the WIP algorithm for fixed-precision floating-point formatting.☆19Apr 22, 2024Updated 2 years ago
- RISC-V SystemC-TLM simulator☆358Feb 20, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆2,177Updated this week
- ☆202Dec 14, 2023Updated 2 years ago
- ☆323Jan 23, 2026Updated 6 months ago
- ☆40Mar 6, 2026Updated 4 months ago
- Spike, a RISC-V ISA Simulator☆3,183Updated this week
- SystemVerilog to Verilog conversion☆744Mar 28, 2026Updated 4 months ago
- Arm System Architecture: Architecture Compliance Suite☆18Updated this week
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- ☆319Jul 22, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆759Updated this week
- C++ template library for floating point operations☆38Jul 20, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- ☆37Jun 11, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week
- Chisel: A Modern Hardware Design Language☆4,739Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Jul 24, 2026Updated last week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆549Apr 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 2 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆288Sep 30, 2025Updated 10 months ago
- RISC-V Formal Verification Framework☆632Apr 6, 2022Updated 4 years ago
- Rocket Chip Generator☆3,829Jun 2, 2026Updated last month
- Scripts for XiangShan☆18Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated 3 weeks ago
- high-performance RTL simulator☆195Jul 22, 2026Updated last week