SoftFloat release 3
☆326Mar 7, 2025Updated last year
Alternatives and similar repositories for berkeley-softfloat-3
Users that are interested in berkeley-softfloat-3 are comparing it to the libraries listed below
Sorting:
- TestFloat release 3☆73Mar 7, 2025Updated last year
- Berkeley's SoftFloat with C++ wrapper and CMake build tool☆23Aug 29, 2019Updated 6 years ago
- ☆368Sep 12, 2025Updated 6 months ago
- KL10 model B (KL10-PV) PDP-10 CPU emulation through execution of the original microcode☆12Jul 12, 2023Updated 2 years ago
- C library for the emulation of reduced-precision floating point types☆55Apr 2, 2023Updated 2 years ago
- The official repository for the gem5 website.☆23Mar 10, 2026Updated last week
- ☆1,145Jan 22, 2026Updated last month
- ☆10Oct 15, 2021Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- materials available to the public☆31Feb 20, 2026Updated last month
- RISC-V Formal Verification Framework☆185Mar 3, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- ☆309Jan 23, 2026Updated last month
- LGPL'd VGABIOS project☆30Dec 30, 2025Updated 2 months ago
- A test repository for the WIP algorithm for fixed-precision floating-point formatting.☆19Apr 22, 2024Updated last year
- ☆1,939Updated this week
- RISC-V SystemC-TLM simulator☆344Feb 20, 2026Updated last month
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Mar 13, 2026Updated last week
- ☆46Feb 26, 2026Updated 3 weeks ago
- ☆312Mar 14, 2026Updated last week
- ☆197Dec 14, 2023Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆34Dec 15, 2025Updated 3 months ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- ☆660Updated this week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆522Apr 8, 2024Updated last year
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- ☆17Mar 8, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Sail RISC-V model☆679Updated this week
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Reading and analyzing IBM 23FD Minnow floppy disks☆14Mar 27, 2023Updated 2 years ago