Alternatives and similar repositories for berkeley-softfloat-3

Users that are interested in berkeley-softfloat-3 are comparing it to the libraries listed below

• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆153Updated 3 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• riscv-non-isa / rvv-intrinsic-doc
  ☆335Updated last week
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆707Updated 3 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆117Updated 2 weeks ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆230Updated 7 months ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆268Updated 11 months ago
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆187Updated last month
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆121Updated 2 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆325Updated 3 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆148Updated last year
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆237Updated 7 months ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆63Updated 3 months ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆298Updated last week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated last week
• frasercrmck / llvm-leg
  ☆109Updated 3 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆639Updated this week
• Jonathan2251 / lbd
  ☆374Updated 2 weeks ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆487Updated last month
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆44Updated last year
• riscv-ovpsim / imperas-riscv-tests
  ☆179Updated last year
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆184Updated last week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆196Updated 11 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆370Updated last year
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆225Updated last year
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆461Updated last year
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆289Updated last year