SoftFloat release 3
☆365Nov 3, 2026Updated last week
Alternatives and similar repositories for berkeley-softfloat-3
Users that are interested in berkeley-softfloat-3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TestFloat release 3☆80Mar 7, 2025Updated last year
- ☆397Aug 19, 2026Updated 2 months ago
- ☆105Apr 16, 2026Updated 6 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆809Updated this week
- Sail RISC-V model☆802Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆40Mar 6, 2026Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆651Updated this week
- ☆1,262Oct 19, 2026Updated 3 weeks ago
- ☆325Jul 22, 2026Updated 3 months ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- materials available to the public☆45Sep 24, 2026Updated last month
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆159Nov 3, 2026Updated last week
- Example for running IREE in a bare-metal Arm environment.☆44Feb 24, 2026Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆259Feb 24, 2025Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- ☆23Mar 15, 2023Updated 3 years ago
- ☆37Mar 20, 2025Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- ☆204Dec 14, 2023Updated 2 years ago
- Equivalence checking with Yosys☆68Oct 27, 2026Updated 2 weeks ago
- Spike, a RISC-V ISA Simulator☆3,278Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- C library for the emulation of reduced-precision floating point types☆59Apr 2, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆589Nov 1, 2026Updated last week
- ☆11Feb 26, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆156Aug 14, 2026Updated 2 months ago
- VeeR EH1 core☆974Jul 16, 2026Updated 3 months ago
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- ☆15Sep 30, 2026Updated last month
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Berkeley's Spatial Array Generator☆1,563Updated this week
- 32-bit Superscalar RISC-V CPU☆1,331Sep 18, 2021Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,377Oct 28, 2026Updated last week
- RISC-V Formal Verification Framework☆224Jul 15, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- ☆2,390Updated this week
Are these results useful?