SoftFloat release 3
☆357Mar 7, 2025Updated last year
Alternatives and similar repositories for berkeley-softfloat-3
Users that are interested in berkeley-softfloat-3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TestFloat release 3☆80Mar 7, 2025Updated last year
- ☆393Aug 19, 2026Updated 2 months ago
- C library for the emulation of reduced-precision floating point types☆59Apr 2, 2023Updated 3 years ago
- Sail RISC-V model☆782Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Oct 3, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆1,258Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆801Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆645Sep 14, 2026Updated last month
- ☆36Feb 20, 2020Updated 6 years ago
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆586Updated this week
- 32-bit Superscalar RISC-V CPU☆1,319Sep 18, 2021Updated 5 years ago
- ☆15Sep 30, 2026Updated 3 weeks ago
- materials available to the public☆43Sep 24, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- RISC-V Formal Verification Framework☆220Jul 15, 2026Updated 3 months ago
- SystemVerilog to Verilog conversion☆757Aug 18, 2026Updated 2 months ago
- Spike, a RISC-V ISA Simulator☆3,259Updated this week
- ☆328Jan 23, 2026Updated 8 months ago
- ☆204Dec 14, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 6 months ago
- Example for running IREE in a bare-metal Arm environment.☆44Feb 24, 2026Updated 7 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆321Jun 6, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆105Apr 16, 2026Updated 6 months ago
- ☆324Jul 22, 2026Updated 2 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated last week
- ☆10Oct 15, 2021Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆176Oct 14, 2026Updated last week
- ☆2,331Updated this week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,814Updated this week
- Random instruction generator for RISC-V processor verification☆1,368Sep 21, 2026Updated last month
- A simple superscalar out-of-order RISC-V microprocessor☆256Feb 24, 2025Updated last year
- Rocket Chip Generator☆3,890Sep 13, 2026Updated last month