Alternatives and similar repositories for ansibench

Users that are interested in ansibench are comparing it to the libraries listed below

• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆308Updated 8 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• qualcomm / eld
  Embedded Linker
  ☆216Updated this week
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆132Updated 4 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated this week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 7 years ago
• nomtats / gdbserver-stub
  ☆18Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆95Updated last year
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated this week
• travisdowns / robsize
  ROB size testing utility
  ☆158Updated 3 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆44Updated 8 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆150Updated last week
• ARM-software / acle
  Arm C Language Extensions (ACLE)
  ☆114Updated last week
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆66Updated last week
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆51Updated 3 months ago
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 2 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆59Updated 3 weeks ago
• openhwgroup / corev-gcc
  ☆26Updated last year
• kernkonzept / fiasco
  The development version of the L4Re Microkernel
  ☆146Updated last week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆55Updated this week
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆88Updated last year
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆282Updated this week
• open64-compiler / open64
  open64 compiler
  ☆88Updated 2 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• ssrg-vt / popcorn-compiler
  Popcorn Linux compiler toolchain for heterogeneous-ISA execution
  ☆49Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago