Alternatives and similar repositories for ansibench:

Users that are interested in ansibench are comparing it to the libraries listed below

• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 2 months ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆98Updated 2 years ago
• ARM-software / acle
  Arm C Language Extensions (ACLE)
  ☆104Updated last week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆185Updated this week
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆47Updated this week
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆76Updated last month
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated this week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆151Updated 3 years ago
• c-testsuite / c-testsuite
  A public database of C compiler test cases, minimal test runners, and public test results.
  ☆217Updated 4 years ago
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆128Updated 4 years ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆34Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• qualcomm / eld
  Embedded Linker
  ☆157Updated last week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆210Updated last year
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated this week
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆270Updated 2 months ago
• dougallj / applecpu
  Apple Firestorm/Icestorm CPU microarchitecture docs
  ☆239Updated last year
• slothy-optimizer / slothy
  Assembly super-optimization via constraint solving
  ☆188Updated last week
• srokicki / HybridDBT
  ☆32Updated 4 years ago
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated last year
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆119Updated 2 years ago
• llvm / llvm-test-suite
  ☆183Updated last week
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated 2 weeks ago