nfinit / ansibench
A selection of ANSI C benchmarks and programs useful as benchmarks
☆82Updated 7 months ago
Alternatives and similar repositories for ansibench:
Users that are interested in ansibench are comparing it to the libraries listed below
- LLVM backend for m88k architecture☆49Updated last month
- Working Draft of the RISC-V J Extension Specification☆182Updated last month
- Arm C Language Extensions (ACLE)☆100Updated last week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆98Updated 2 years ago
- Documentation of the RISC-V C API☆76Updated last month
- Simple demonstration of using the RISC-V Vector extension☆41Updated 11 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆149Updated last month
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆128Updated 4 years ago
- Learning exercises for CHERI☆21Updated 5 months ago
- Table of ARM SoC and their features☆49Updated last week
- ☆23Updated 8 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆56Updated last week
- ROB size testing utility☆144Updated 3 years ago
- CHERI C/C++ Programming Guide☆31Updated last month
- ☆150Updated last year
- An unofficial guide to contributing to GCC, aimed at newbies☆115Updated 5 months ago
- open64 compiler☆83Updated last year
- Fork of LLVM adding CHERI support☆51Updated this week
- x86-64, ARM, and RVV intrinsics viewer☆42Updated last week
- QEMU with support for CHERI☆58Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆108Updated this week
- Valgrind with support for the RISCV64/Linux platform.☆63Updated 7 months ago
- A collection of (public) notes on assorted topics☆75Updated last week
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆104Updated 2 years ago
- Trying to figure various CPU things out☆75Updated last year
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- softcore for ForwardCom☆20Updated 2 years ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆46Updated last month
- Register Allocator for 8086☆75Updated last year