Alternatives and similar repositories for ansibench

Users that are interested in ansibench are comparing it to the libraries listed below

• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆100Updated 3 years ago
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆296Updated 6 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated last week
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆92Updated last year
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆53Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 weeks ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆47Updated last year
• openhwgroup / corev-gcc
  ☆26Updated last year
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated this week
• kernkonzept / fiasco
  The development version of the L4Re Microkernel
  ☆141Updated this week
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆59Updated this week
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆158Updated 3 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆57Updated 2 weeks ago
• open64-compiler / open64
  open64 compiler
  ☆85Updated last year
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆39Updated 3 weeks ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆106Updated 2 years ago
• ARM-software / acle
  Arm C Language Extensions (ACLE)
  ☆113Updated last month
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆56Updated 5 months ago
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆130Updated 4 years ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆36Updated last week
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆60Updated last year
• qualcomm / eld
  Embedded Linker
  ☆205Updated last week
• srokicki / HybridDBT
  ☆33Updated 5 years ago
• intel / device-modeling-language
  ☆103Updated this week
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆52Updated 4 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆71Updated last year