Alternatives and similar repositories for ansibench

Users that are interested in ansibench are comparing it to the libraries listed below

• larkmjc / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆98Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• openhwgroup / corev-gcc
  ☆26Updated last year
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆319Updated 11 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆50Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated this week
• ARM-software / acle
  Arm C Language Extensions (ACLE)
  ☆119Updated 3 weeks ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆49Updated 8 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆51Updated 6 months ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 3 years ago
• qualcomm / eld
  Embedded Linker
  ☆223Updated this week
• kernkonzept / fiasco
  The development version of the L4Re Microkernel
  ☆157Updated this week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆58Updated last week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆80Updated last week
• riscvarchive / riscv-code-size-reduction
  ☆148Updated last year
• c-testsuite / c-testsuite
  A public database of C compiler test cases, minimal test runners, and public test results.
  ☆259Updated 5 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆76Updated 2 months ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆94Updated 2 weeks ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆148Updated last year
• open64-compiler / open64
  open64 compiler
  ☆91Updated 2 years ago
• larkmjc / riscv-meta
  RISC-V Instruction Set Metadata
  ☆42Updated 7 years ago
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆132Updated 4 years ago
• seL4 / util_libs
  ☆61Updated last week
• popovicu / linux-no-mmu-userspace-example
  ☆45Updated 2 years ago
• srokicki / HybridDBT
  ☆33Updated 5 years ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆42Updated 5 months ago
• hrw / arm-socs-table
  Table of ARM SoC and their features
  ☆62Updated 2 months ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆77Updated 2 years ago