SrikanthPagadarai / gr-dpdLinks
DPD using RLS Algorithm
☆14Updated 6 years ago
Alternatives and similar repositories for gr-dpd
Users that are interested in gr-dpd are comparing it to the libraries listed below
Sorting:
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆177Updated 7 years ago
- ☆45Updated 2 years ago
- ☆28Updated last year
- Verilog实现OFDM基带☆43Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆62Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Symbol Timing Synchronization Simulation☆67Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- matlab☆15Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- NMS_decode☆13Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆36Updated 7 months ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- Digital Pre-Distortion implementation in GNU Radio☆41Updated 3 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆49Updated 4 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆98Updated 7 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- 最小和算法实现☆10Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆69Updated last year