Initial toolchain for FeNN FPGA SNN accelerator
☆18Oct 7, 2026Updated this week
Alternatives and similar repositories for riscv_ise
Users that are interested in riscv_ise are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAs☆26Sep 29, 2026Updated last week
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Spiking neural network hardware for 7-Series FPGAs☆36Aug 31, 2025Updated last year
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated 2 years ago
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆28Updated this week
- Here is the official code for ICASSP 2024 "Optimal ANN-SNN Conversion with Group Neurons".☆14Mar 1, 2024Updated 2 years ago
- High Performance Network Laboratory WebPage☆27Sep 22, 2026Updated 2 weeks ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆53May 15, 2024Updated 2 years ago
- FPGA-based SNN Accelerator Toy☆47Apr 17, 2026Updated 5 months ago
- ☆21Apr 7, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- ☆46Oct 21, 2025Updated 11 months ago
- Spiker is a Python-based framework for designing and generating efficient FPGA hardware accelerators for spiking neural networks, coverin…☆62Jul 20, 2026Updated 2 months ago
- ☆13Apr 9, 2018Updated 8 years ago
- Quantization-aware training with spiking neural networks☆55Feb 18, 2022Updated 4 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆65Jul 28, 2021Updated 5 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆139Aug 28, 2026Updated last month
- Hardware and software implementation of Sparsely-active SNNs☆25Mar 6, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 10 months ago
- Implementation of the BitLinear layer from: The Era of 1-bit LLMs: All Large Language Models are in 1.58 Bits☆13Sep 11, 2024Updated 2 years ago
- Development board for Lattice Crosslink-NX 72QFN☆32Oct 22, 2020Updated 5 years ago
- A collection of Beamer samples in Persian☆16May 7, 2024Updated 2 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆28Feb 16, 2024Updated 2 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆20Feb 17, 2022Updated 4 years ago
- Spartan 3E/Cortex M3 interface board☆17Jun 29, 2012Updated 14 years ago
- ☆15Mar 5, 2025Updated last year
- Offical Implementation of "CLIF: Complementary Leaky Integrate-and-Fire Neuron for Spiking Neural Networks" (ICML 2024 spotlight)☆27Sep 17, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- matlab code of ldpc☆15Oct 25, 2016Updated 9 years ago
- [NeurIPS2025] Fully Spiking Neural Networks for Unified Frame-Event Object Tracking☆21May 8, 2026Updated 5 months ago
- CAD and documentation for the Expansion Bay module system in the Framework Laptop 16☆14Aug 8, 2023Updated 3 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆43Aug 9, 2025Updated last year
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago