tomverbeure / sidechan
Side channel communication test within an FPGA
☆11Updated 4 years ago
Alternatives and similar repositories for sidechan:
Users that are interested in sidechan are comparing it to the libraries listed below
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 4 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Virtual development board for HDL design☆41Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 3 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- IO expansion board compatible with Digilent Arty A7☆11Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- ☆36Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago