tomverbeure / sidechan
Side channel communication test within an FPGA
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for sidechan
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Wishbone bridge over SPI☆11Updated 4 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated 2 weeks ago
- A padring generator for ASICs☆22Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Virtual development board for HDL design☆39Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- ☆11Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 2 years ago
- ☆32Updated last year
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆11Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- ☆14Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago