A super tiny RISC-V emulator that is able to run xv6.
☆78Aug 16, 2022Updated 4 years ago
Alternatives and similar repositories for nanoemu
Users that are interested in nanoemu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆16Nov 23, 2018Updated 7 years ago
- xv7- (xv6+Demand Paging+Swapping)☆11Jul 19, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆22Nov 3, 2025Updated 10 months ago
- simple RISC-V 64bit emulator, which can boot linux kernel.☆13Oct 16, 2023Updated 2 years ago
- xv6 OS☆34Jul 19, 2022Updated 4 years ago
- ☆12Jul 28, 2026Updated 2 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 12, 2026Updated 2 weeks ago
- daodejingbanben Website☆14Nov 5, 2021Updated 4 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆89Jan 21, 2022Updated 4 years ago
- A collection of tools and libs for C3 language☆14Sep 8, 2026Updated 2 weeks ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆91Oct 1, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TinyEMU (previously known as RISCVEMU) is a small emulator emulating 128 bit RISC-V and x86 machines, written by Fabrice Bellard☆17Nov 15, 2018Updated 7 years ago
- ☆15Jul 28, 2026Updated 2 months ago
- xv6-runnable x86 Emulator☆24Feb 25, 2021Updated 5 years ago
- Port of MIT's xv6 OS to 32 bit RISC V☆44Jun 13, 2022Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- A simple and fast RISC-V JIT emulator.☆161Aug 21, 2024Updated 2 years ago
- 个人学习编译原理、理解创造一个编译器主体流程的小项目☆10Oct 7, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ⌨️ RISC-V NS16550A UART driver☆11Mar 24, 2021Updated 5 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆45Sep 16, 2026Updated last week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Experimental iOS app embedding Fabrice Bellard's TinyEMU☆14May 26, 2020Updated 6 years ago
- QEMU port for ARCv2 Processors☆16Sep 17, 2026Updated last week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆25Mar 31, 2026Updated 5 months ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Jun 1, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆96Apr 22, 2024Updated 2 years ago
- 本repository是针对evil-man，并不专门针对女性，反对性别歧视，反对片面曲解，反对用个例代表整体☆15Jul 21, 2020Updated 6 years ago
- RV64emu is a riscv64 emulator written in rust,can run linux !☆23Oct 5, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Sep 18, 2026Updated last week
- gem5 相关中文笔记☆16Dec 2, 2021Updated 4 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆214Apr 14, 2024Updated 2 years ago