A super tiny RISC-V emulator that is able to run xv6.
☆76Aug 16, 2022Updated 3 years ago
Alternatives and similar repositories for nanoemu
Users that are interested in nanoemu are comparing it to the libraries listed below
Sorting:
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- ☆22Nov 3, 2025Updated 4 months ago
- xv7- (xv6+Demand Paging+Swapping)☆11Jul 19, 2020Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆91Oct 1, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated this week
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- simple RISC-V 64bit emulator, which can boot linux kernel.☆11Oct 16, 2023Updated 2 years ago
- A simple and fast RISC-V JIT emulator.☆156Aug 21, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆87Jan 21, 2022Updated 4 years ago
- ☆13Jan 16, 2026Updated last month
- ☆34Jul 28, 2025Updated 7 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A collection of tools and libs for C3 language☆14Feb 20, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆12Jan 22, 2026Updated last month
- ☆13May 8, 2025Updated 10 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆108Nov 26, 2022Updated 3 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Experimental iOS app embedding Fabrice Bellard's TinyEMU☆13May 26, 2020Updated 5 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- ☆30Jan 23, 2025Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- TinyEMU (previously known as RISCVEMU) is a small emulator emulating 128 bit RISC-V and x86 machines, written by Fabrice Bellard☆15Nov 15, 2018Updated 7 years ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- ⌨️ RISC-V NS16550A UART driver☆11Mar 24, 2021Updated 4 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 28, 2026Updated last week