Stable, non-KVM version of PTLsim.
☆29Feb 16, 2016Updated 10 years ago
Alternatives and similar repositories for ptlsim
Users that are interested in ptlsim are comparing it to the libraries listed below
Sorting:
- PTLsim and QEMU based Computer Architecture Research Simulator☆131Feb 13, 2022Updated 4 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- Cachebench, with hacks to make it run on SmartOS / x86.☆12Feb 15, 2012Updated 14 years ago
- A branch of marss with DRAMSim hooks☆18Aug 22, 2013Updated 12 years ago
- ☆11Apr 25, 2021Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- ☆15Dec 15, 2022Updated 3 years ago
- ☆14Sep 14, 2017Updated 8 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- ☆17May 9, 2022Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated 9 months ago
- ☆34Updated this week
- ☆26Updated this week
- The server part of the SafeKeeper project.☆18Jul 12, 2018Updated 7 years ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated last month
- Advanced Operating Systems project☆21Sep 19, 2025Updated 5 months ago
- ☆21Feb 6, 2020Updated 6 years ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- ROB size testing utility☆159Dec 19, 2021Updated 4 years ago
- This repository contains the sources and documentation for the LVI-LFB Control Flow Hijacking attack PoC (CVE-2020-0551)☆26Mar 10, 2020Updated 5 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆30Jun 18, 2023Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- ☆23Jun 14, 2023Updated 2 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Linux based user-space RSHIM driver for the Mellanox BlueField SoC☆35Updated this week
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Oct 21, 2017Updated 8 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆32Nov 22, 2019Updated 6 years ago
- A tool to enable fuzzing for Spectre vulnerabilities☆31Feb 20, 2020Updated 6 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 6 years ago