Alternatives and similar repositories for ptlsim

Users that are interested in ptlsim are comparing it to the libraries listed below

• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆130Updated 3 years ago
• travisdowns / robsize
  ROB size testing utility
  ☆159Updated 3 years ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆85Updated 2 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆65Updated 2 years ago
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆132Updated 4 years ago
• hanhwi / SimPoint
  ☆17Updated 3 years ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• aliireza / slice-aware
  Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
  ☆41Updated 6 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆49Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 5 months ago
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆140Updated last month
• umd-memsys / gem5
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆13Updated 5 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 5 years ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 9 years ago
• clementine-m / msr-uncore-cbo
  This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.
  ☆12Updated 8 years ago
• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆23Updated 4 years ago
• ARM-software / synchronization-benchmarks
  Collection of synchronization micro-benchmarks and traces from infrastructure applications
  ☆49Updated 4 months ago
• boegel / MICA
  a Pin tool for collecting microarchitecture-independent workload characteristics
  ☆61Updated last year
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆61Updated 5 years ago
• mattsinc / heterosync
  HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
  ☆30Updated last year
• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 7 years ago
• nus-comparch / looppoint
  Sampled simulation of multi-threaded applications using LoopPoint methodology
  ☆23Updated 4 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• darchr / gem5-skylake-config
  gem5 configuration for intel's skylake micro-architecture
  ☆52Updated 3 years ago
• heechul / palloc
  DRAM Bank-Aware Kernel Memory Allocator
  ☆45Updated last month
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆101Updated 3 months ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆51Updated last month