Alternatives and similar repositories for digitaljs_online

Users that are interested in digitaljs_online are comparing it to the libraries listed below

• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆51Updated last month
• ZipCPU / vgasim
  A Video display simulator
  ☆173Updated 4 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆293Updated this week
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆137Updated 3 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆209Updated 6 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 3 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆159Updated 6 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆310Updated last year
• wavedrom / vcdrom
  VCD viewer
  ☆94Updated 2 weeks ago
• pieter3d / simview
  ☆80Updated this week
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆261Updated last week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆184Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆246Updated 11 months ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆181Updated this week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆88Updated 2 months ago
• olofk / corescore
  CoreScore
  ☆163Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆147Updated 3 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆132Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆277Updated last year
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆94Updated this week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆81Updated 3 years ago
• SpinalHDL / NaxRiscv
  ☆295Updated last month
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆156Updated 2 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆161Updated this week
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆156Updated last year
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆116Updated 11 months ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆116Updated 4 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆197Updated last week