Alternatives and similar repositories for digitaljs_online

Users that are interested in digitaljs_online are comparing it to the libraries listed below

• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆50Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆190Updated 2 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆286Updated this week
• ZipCPU / vgasim
  A Video display simulator
  ☆167Updated 9 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆302Updated last year
• pieter3d / simview
  ☆78Updated last year
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆134Updated 3 years ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆275Updated last year
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆158Updated 2 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆413Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆453Updated last week
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆168Updated last year
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆170Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆234Updated 7 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆182Updated this week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆175Updated 2 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆146Updated 11 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆390Updated last month
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆136Updated last month
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆152Updated last week
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆178Updated 4 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆319Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆137Updated last week
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆211Updated 5 months ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆279Updated 3 weeks ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆149Updated 2 months ago
• wavedrom / vcdrom
  VCD viewer
  ☆90Updated 6 months ago
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 4 years ago