Alternatives and similar repositories for digitaljs_online

Users that are interested in digitaljs_online are comparing it to the libraries listed below

• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆294Updated last week
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆51Updated last month
• ZipCPU / vgasim
  A Video display simulator
  ☆174Updated 4 months ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆158Updated 6 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆311Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆147Updated 4 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆184Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆212Updated 7 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆276Updated last year
• SpinalHDL / NaxRiscv
  ☆296Updated 2 weeks ago
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆270Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated last year
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆136Updated 3 years ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆142Updated 2 years ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆181Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆197Updated this week
• pieter3d / simview
  ☆85Updated this week
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆185Updated 9 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆218Updated 3 weeks ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆157Updated 4 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆157Updated last week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆182Updated 2 weeks ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 3 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆123Updated 4 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆407Updated 9 months ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆125Updated 4 months ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆169Updated 5 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆121Updated 3 months ago
• wavedrom / vcdrom
  VCD viewer
  ☆97Updated last month
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆156Updated last year