tchancarusone / Wireline-ChModel-Matlab
Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
☆10Updated 5 years ago
Alternatives and similar repositories for Wireline-ChModel-Matlab:
Users that are interested in Wireline-ChModel-Matlab are comparing it to the libraries listed below
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆11Updated 11 months ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 9 months ago
- Python library for SerDes modelling☆68Updated 9 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- StatOpt Tool in Python☆14Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- ☆21Updated 9 months ago
- Simulink model for noise shaping SAR ADC☆9Updated 5 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- Model SAR ADC with python!☆20Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆60Updated 7 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 6 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 10 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆47Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆71Updated 3 months ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago