tchancarusone / Wireline-ChModel-MatlabLinks
Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
☆11Updated 5 years ago
Alternatives and similar repositories for Wireline-ChModel-Matlab
Users that are interested in Wireline-ChModel-Matlab are comparing it to the libraries listed below
Sorting:
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆12Updated last year
- Python library for SerDes modelling☆70Updated 11 months ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 11 months ago
- StatOpt Tool in Python☆14Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- ☆22Updated 11 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆62Updated 7 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated 9 months ago
- Model SAR ADC with python!☆20Updated 2 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated 2 years ago
- A python3 gm/ID starter kit☆49Updated 9 months ago
- All digital PLL☆28Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆78Updated 5 months ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- How to correctly write a flicker-noise model for RF simulation.☆22Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Simulated annealing lifting for high girth QC-LDPC include ACE/EMD optimization. Make QC-LDPC from protograph (base matrix)☆23Updated last year
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago