tchancarusone / Wireline-ChModel-MatlabLinks
Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
☆12Updated 5 years ago
Alternatives and similar repositories for Wireline-ChModel-Matlab
Users that are interested in Wireline-ChModel-Matlab are comparing it to the libraries listed below
Sorting:
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆14Updated last year
- Python library for SerDes modelling☆73Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- Basic Simulink Blocks for modeling CDRs and PLLs☆13Updated 5 years ago
- StatOpt Tool in Python☆14Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Model SAR ADC with python!☆22Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Low Density Parity Check Decoder☆17Updated 9 years ago
- ☆24Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆73Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- Automatic generation of real number models from analog circuits☆44Updated last year
- All Digital Phase-Locked Loop (ADPLL)☆18Updated last year
- Wi-Fi LDPC codec Verilog IP core☆18Updated 5 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- LAYout with Gridded Objects☆29Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆121Updated last year
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆33Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week