kevjzheng / JLSDLinks
☆22Updated 11 months ago
Alternatives and similar repositories for JLSD
Users that are interested in JLSD are comparing it to the libraries listed below
Sorting:
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- StatOpt Tool in Python☆14Updated last year
- A python3 gm/ID starter kit☆49Updated 9 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- LAYout with Gridded Objects v2☆57Updated this week
- Python library for SerDes modelling☆70Updated 11 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆18Updated 3 months ago
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated 9 months ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆12Updated last year
- Verilog-A simulation models☆74Updated last week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- BAG framework☆29Updated 5 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆90Updated 2 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆57Updated 5 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- ☆21Updated 2 weeks ago
- BAG framework☆40Updated 11 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated 2 years ago
- Automatic generation of real number models from analog circuits☆41Updated last year
- Advanced Integrated Circuits 2024☆25Updated 7 months ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- Interchange formats for chip design.☆31Updated last month