Alternatives and similar repositories for MNIST_for_C

Users that are interested in MNIST_for_C are comparing it to the libraries listed below

• AntonLydike / riscemu
  RISC-V emulator in python
  ☆60Updated last year
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆66Updated this week
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• euske / nn1
  Convolutional Neural Network in C (for educational purposes)
  ☆30Updated 4 years ago
• tenstorrent / whisper
  ☆47Updated last month
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆147Updated 8 months ago
• jaywonchung / Verilog-Harvard-CPU
  Verilog implementation of various types of CPUs
  ☆60Updated 5 years ago
• hubbsvtgc / LearnRISC-V
  Learn RISC-V
  ☆20Updated 7 months ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 8 months ago
• ashishrana160796 / verilog-starter-tutorials
  Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
  ☆58Updated 4 years ago
• riscv / riscv-bfloat16
  ☆35Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆95Updated last week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆188Updated 3 weeks ago
• NayanaBannur / 8-bit-RISC-Processor
  A Verilog RTL model of a simple 8-bit RISC processor
  ☆13Updated 6 years ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆78Updated last week
• riscv-non-isa / riscv-semihosting
  ☆30Updated last week
• matbi86 / matbi_fpga_season_1
  to study xilinx fpga using Zybo Z7-20 board
  ☆14Updated last year
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆35Updated 4 years ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆52Updated 2 years ago
• msyksphinz-self / riscv-isadoc
  ☆42Updated last week
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆148Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated 2 weeks ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆72Updated last month
• antmicro / verilator-old-archived
  ☆22Updated 2 years ago
• lovisXII / RiVer_SoC
  Description of a RISC-V architecture based on MIPS 3000
  ☆13Updated 2 years ago
• riscv-software-src / riscof
  ☆83Updated 3 months ago
• robgiorgi / freess
  RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
  ☆24Updated 3 weeks ago
• pulp-platform / redmule
  ☆68Updated this week
• Ashwin-Rajesh / Verilog_projects
  Some beginner projects using verilog HDL, along with some documentation on basic syntax
  ☆11Updated 4 years ago
• riscv-software-src / riscv-ctg
  ☆42Updated 8 months ago