Alternatives and similar repositories for MNIST_for_C

Users that are interested in MNIST_for_C are comparing it to the libraries listed below

• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆42Updated 7 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆62Updated last year
• NayanaBannur / 8-bit-RISC-Processor
  A Verilog RTL model of a simple 8-bit RISC processor
  ☆15Updated 6 years ago
• Ashwin-Rajesh / Verilog_projects
  Some beginner projects using verilog HDL, along with some documentation on basic syntax
  ☆13Updated 4 years ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆243Updated 2 months ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆217Updated last month
• gvsoc / gvsoc
  ☆35Updated this week
• tenstorrent / whisper
  ☆70Updated 2 weeks ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆136Updated 3 weeks ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆115Updated this week
• hubbsvtgc / LearnRISC-V
  Learn RISC-V
  ☆21Updated last year
• msyksphinz-self / riscv-isadoc
  ☆45Updated last month
• riscv / riscv-bfloat16
  ☆38Updated last year
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆75Updated 3 weeks ago
• RClabiisc / I2SRV64-SS-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆27Updated last year
• tenstorrent / rv-core-dv-kit
  ☆28Updated 9 months ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆115Updated 4 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated this week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆77Updated last year
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆109Updated last month
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆151Updated last year
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆152Updated last month
• antmicro / verilator-old-archived
  ☆22Updated 2 years ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆35Updated 4 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆108Updated 3 months ago
• oprecomp / flexfloat
  C library for the emulation of reduced-precision floating point types
  ☆53Updated 2 years ago
• tenstorrent / tt-kmd
  Tenstorrent Kernel Module
  ☆56Updated last week
• pulp-platform / redmule
  ☆88Updated 3 weeks ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆117Updated 6 months ago