Alternatives and similar repositories for MNIST_for_C:

Users that are interested in MNIST_for_C are comparing it to the libraries listed below

• euske / nn1
  Convolutional Neural Network in C (for educational purposes)
  ☆28Updated 4 years ago
• wpmed92 / shaderpulse
  A GLSL compiler targeting SPIR-V mlir
  ☆19Updated 6 months ago
• Janko-dev / autodiff
  Scalar-valued Automatic Differentiation library in C
  ☆51Updated last year
• tenstorrent / tensix-isa-simulator
  ☆27Updated last month
• Ricardicus / recurrent-neural-net
  A recurrent (LSTM) neural network in C
  ☆93Updated 3 years ago
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆45Updated last month
• Ashwin-Rajesh / Verilog_projects
  Some beginner projects using verilog HDL, along with some documentation on basic syntax
  ☆11Updated 3 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆56Updated 9 months ago
• mayurbhole / Neural-Network-framework-using-Backpropogation-in-C
  Neural Network framework using Backpropogation in C
  ☆74Updated 3 years ago
• oprecomp / flexfloat
  C library for the emulation of reduced-precision floating point types
  ☆48Updated 2 years ago
• preusser / q27
  27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
  ☆80Updated 7 years ago
• ucb-bar / gemmini-rocc-tests
  Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator
  ☆57Updated 2 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆89Updated 3 weeks ago
• shirishbahirat / cpu
  risc-v single cycle implementation
  ☆19Updated 3 years ago
• mvvsmk / OptML
  Welcome to OptML! This repository is designed for those new to MLIR and machine learning-based optimizations. As a compiler enthusiast, I…
  ☆17Updated 7 months ago
• chipsalliance / silicon-notebooks
  ☆169Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆77Updated this week
• necst / coursera-sdaccel-theory
  Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"
  ☆18Updated 6 years ago
• srimanthtenneti / Hell_Fire_SoC_Demo
  ☆21Updated 6 months ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆72Updated 2 years ago
• riscv / riscv-bfloat16
  ☆34Updated 9 months ago
• 0BAB1 / BRH_Tutorials
  [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
  ☆50Updated 5 months ago
• tenstorrent / whisper
  ☆41Updated last month
• tenstorrent / tt-budabackend
  Buda Compiler Backend for Tenstorrent devices
  ☆28Updated 3 weeks ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆54Updated 3 months ago
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆34Updated 4 years ago
• ramisheikh / cbp2025
  Championship Branch Prediction 2025
  ☆40Updated 3 weeks ago
• jaywonchung / Verilog-Harvard-CPU
  Verilog implementation of various types of CPUs
  ☆49Updated 5 years ago
• iamrk-vlsi / RISC-V-MYTH-Workshop
  5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !
  ☆12Updated 3 years ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆61Updated 11 months ago