sumukhathrey / Verilog_ASIC_Design
Verilog for ASIC Design
☆27Updated 3 years ago
Alternatives and similar repositories for Verilog_ASIC_Design:
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆14Updated 7 years ago
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆63Updated 3 months ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆90Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆51Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 3 weeks ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆83Updated 5 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆51Updated 7 months ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Static Timing Analysis Full Course☆52Updated 2 years ago
- Altera Advanced Synthesis Cookbook 11.0☆101Updated last year
- UVM and System Verilog Manuals☆40Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆35Updated 3 years ago
- ☆16Updated 2 weeks ago
- Verilog RTL Design☆32Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- Simple cache design implementation in verilog☆44Updated last year
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago