sumukhathrey / Verilog_ASIC_DesignLinks
Verilog for ASIC Design
☆28Updated 3 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below
Sorting:
- A 2D convolution hardware implementation written in Verilog☆46Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- ☆41Updated last year
- Verilog RTL Design☆41Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆56Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆24Updated 8 months ago
- 2D Systolic Array Multiplier☆16Updated last year
- ☆18Updated 2 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆15Updated 7 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆86Updated 6 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- Simple cache design implementation in verilog☆49Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- ☆19Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆101Updated 2 years ago
- Complete tutorial code.☆21Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆22Updated last year