sumukhathrey / Verilog_ASIC_DesignLinks
Verilog for ASIC Design
☆29Updated 3 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below
Sorting:
- Verilog RTL Design☆43Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆101Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- A 2D convolution hardware implementation written in Verilog☆47Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Simple cache design implementation in verilog☆49Updated last year
- ☆24Updated 9 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆95Updated last year
- ☆41Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆60Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆122Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 7 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆87Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆59Updated 11 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆99Updated last year
- Pipeline FFT Implementation in Verilog HDL☆122Updated 6 years ago
- This repo provide an index of VLSI content creators and their materials☆152Updated 11 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago