Verilog for ASIC Design
☆34Sep 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆208Jan 29, 2024Updated 2 years ago
- UVM and System Verilog Manuals☆56Feb 11, 2019Updated 7 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Jul 19, 2018Updated 8 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆42Jun 22, 2025Updated last year
- Source code for "Combined Neural Network and Adaptive DSP Training for Long-Haul Optical Communications" (JLT 2021)☆40Feb 3, 2026Updated 5 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- Simulation code for "Tractable Approach to MmWaves Cellular Analysis With FSO Backhauling Under Feedback Delay and Hardware Limitations,"…☆13Jun 4, 2021Updated 5 years ago
- Simulation code to support the lectures of the course of Optical Communications at the Electrical Engineering Department of the Federal U…☆49May 29, 2026Updated 2 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Distributed, consistent and highly available key-value storage system (using LevelDB) based on Raft consensus algorithm.☆10Apr 14, 2016Updated 10 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- ☆11Sep 9, 2022Updated 3 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Model-Free End-to-End Deep Learning of Joint Geometric and Probabilistic Shaping for Optical Fiber Communication in IM/DD System☆13Mar 26, 2025Updated last year
- 暑期研究：神经网络解偏微分方程（Neural networks for solving differential equations）☆14Apr 27, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- End-to-end optimization of Constellation Shaping for Wiener Phase Noise Channels with a Differentiable Blind Phase Search☆15Feb 13, 2024Updated 2 years ago
- ☆11May 4, 2022Updated 4 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- A massively parallel echo state network to classify the MNIST dataset☆12Apr 29, 2019Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- PyTorch examples accompanying the ECOC 2020 invited presentation about end-to-end learning in optical communications☆15Nov 26, 2020Updated 5 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 6 months ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Oct 28, 2025Updated 9 months ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆12Jul 20, 2022Updated 4 years ago
- ☆16Dec 29, 2025Updated 7 months ago
- This is a MATLAB code to plot the intensity profile and the polarization map of a vector beam generated by adding two polarized high-orde…☆12Feb 14, 2022Updated 4 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆16Jun 11, 2026Updated last month
- Code for Siggraph 2023 paper: Adaptive Local Basis Functions for Shape Completion☆14Jun 27, 2023Updated 3 years ago