Verilog for ASIC Design
☆34Sep 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆21Feb 7, 2026Updated 5 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆10Jun 7, 2022Updated 4 years ago
- UVM and System Verilog Manuals☆56Feb 11, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆19Jul 19, 2018Updated 7 years ago
- Code for the "Rendering 3D Graphics On An Oscilloscope" video☆13Mar 8, 2024Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆42Jun 22, 2025Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆207Jan 29, 2024Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Model-Free End-to-End Deep Learning of Joint Geometric and Probabilistic Shaping for Optical Fiber Communication in IM/DD System☆13Mar 26, 2025Updated last year
- Simulation code for "Tractable Approach to MmWaves Cellular Analysis With FSO Backhauling Under Feedback Delay and Hardware Limitations,"…☆13Jun 4, 2021Updated 5 years ago
- Official Implementation of MAMM: Motion Control via Metric-Aligning Motion Matching☆24Aug 2, 2025Updated 11 months ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆39Jun 13, 2026Updated 3 weeks ago
- ☆11May 4, 2022Updated 4 years ago
- End-to-end optimization of Constellation Shaping for Wiener Phase Noise Channels with a Differentiable Blind Phase Search☆15Feb 13, 2024Updated 2 years ago
- A massively parallel echo state network to classify the MNIST dataset☆12Apr 29, 2019Updated 7 years ago
- ☆12Oct 27, 2020Updated 5 years ago
- Sample of a morse-code 'blinky' in different architectures☆18Oct 9, 2023Updated 2 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- PyTorch examples accompanying the ECOC 2020 invited presentation about end-to-end learning in optical communications☆15Nov 26, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆16Mar 27, 2024Updated 2 years ago
- A single WebTorrent client shared by all web pages and workers☆33Aug 19, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- ☆12Jul 17, 2016Updated 9 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago