Verilog for ASIC Design
☆35Sep 13, 2021Updated 5 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago
- Verilog-A model library for photonic devices and components used in electronics-photonics co-simulation☆29Feb 10, 2026Updated 8 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆25Feb 7, 2026Updated 8 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Port of ciccreator to Python☆23Sep 29, 2026Updated last month
- Former Research simulations and results☆10Jul 24, 2017Updated 9 years ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆11Jun 7, 2022Updated 4 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 9 years ago
- A robust, full-stack blockchain engine built in Rust. Features a custom VM for smart contracts with real gas economics, Proof-of-Work con…☆15Dec 19, 2025Updated 10 months ago
- UVM and System Verilog Manuals☆59Feb 11, 2019Updated 7 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆31Mar 21, 2022Updated 4 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- https://mids-w203.github.io/syllabus/☆19May 4, 2023Updated 3 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- IEEE 754-style floating-point converter☆20Jan 30, 2023Updated 3 years ago
- Minimal CH32V003 example makefile projects without STD, just with minimum header files.☆11Jan 29, 2023Updated 3 years ago
- Resources related to fastbit stm32 nano board☆11Aug 27, 2026Updated 2 months ago
- 👨🎨A tiny web service to help you upgrade your TensorFlow code☆13Jul 29, 2022Updated 4 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Spatial modulation☆12Jun 17, 2026Updated 4 months ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Digital Logic Lecture Final Project in the first term of year 2020-21☆11Jan 25, 2021Updated 5 years ago
- This repository contains CGRA-ME Framework from University of Toronto. This is uploaded in this repository only for quick and easy access…☆13Nov 15, 2021Updated 4 years ago
- Simulation code to support the lectures of the course of Optical Communications at the Electrical Engineering Department of the Federal U…☆51May 29, 2026Updated 5 months ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆42Oct 4, 2024Updated 2 years ago
- ☆10Apr 22, 2024Updated 2 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆18Jan 16, 2026Updated 9 months ago
- Generalized Radio-Frequency (RF) simulations for Microwave Photonic (MWP) analog photonic links (APLs). These simulations appear within E…☆14Jul 2, 2026Updated 3 months ago