Verilog for ASIC Design
☆32Sep 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- Source code for "Combined Neural Network and Adaptive DSP Training for Long-Haul Optical Communications" (JLT 2021)☆41Feb 3, 2026Updated last month
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆21Feb 7, 2026Updated last month
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated last year
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆10Jun 7, 2022Updated 3 years ago
- UVM and System Verilog Manuals☆54Feb 11, 2019Updated 7 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Jun 22, 2025Updated 9 months ago
- Code for the "Rendering 3D Graphics On An Oscilloscope" video☆14Mar 8, 2024Updated 2 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 2 months ago
- ☆34Updated this week
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- An android app consuming pixabay api.☆10Sep 26, 2022Updated 3 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Jul 2, 2016Updated 9 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆183Jan 29, 2024Updated 2 years ago
- Simulation code to support the lectures of the course of Optical Communications at the Electrical Engineering Department of the Federal U…☆47Updated this week
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- An experimental edge key-value database built on top of FoundationDB.☆11Jan 9, 2025Updated last year
- Model-Free End-to-End Deep Learning of Joint Geometric and Probabilistic Shaping for Optical Fiber Communication in IM/DD System☆12Mar 26, 2025Updated last year
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆15Mar 12, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Simulation code for "Tractable Approach to MmWaves Cellular Analysis With FSO Backhauling Under Feedback Delay and Hardware Limitations,"…☆12Jun 4, 2021Updated 4 years ago
- Official Implementation of MAMM: Motion Control via Metric-Aligning Motion Matching☆21Aug 2, 2025Updated 7 months ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 10 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆15Sep 3, 2025Updated 6 months ago
- ☆33Jan 6, 2026Updated 2 months ago
- End-to-end optimization of Constellation Shaping for Wiener Phase Noise Channels with a Differentiable Blind Phase Search☆14Feb 13, 2024Updated 2 years ago
- A massively parallel echo state network to classify the MNIST dataset☆12Apr 29, 2019Updated 6 years ago
- Sample of a morse-code 'blinky' in different architectures☆18Oct 9, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆11Oct 27, 2020Updated 5 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 5 months ago
- A single WebTorrent client shared by all web pages and workers☆33Aug 19, 2022Updated 3 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- LTE physical layer implementation with the Matlab Communication System Toolbox☆19Aug 5, 2016Updated 9 years ago