Verilog for ASIC Design
☆35Sep 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆53Sep 4, 2021Updated 4 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆24Nov 17, 2021Updated 4 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- Port of ciccreator to Python☆21Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆23Feb 7, 2026Updated 6 months ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆11Jun 7, 2022Updated 4 years ago
- Former Research simulations and results☆10Jul 24, 2017Updated 9 years ago
- A collection of course materials, notes and assignments for the Masters of Information and Data Sciences program at UC Berkeley☆15Dec 15, 2019Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆210Jan 29, 2024Updated 2 years ago
- UVM and System Verilog Manuals☆57Feb 11, 2019Updated 7 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- Power and Timing Optimization Using MBFF☆21May 28, 2025Updated last year
- ☆19Jul 19, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆43Aug 8, 2026Updated last week
- ☆16Mar 27, 2024Updated 2 years ago
- Source code for "Combined Neural Network and Adaptive DSP Training for Long-Haul Optical Communications" (JLT 2021)☆40Feb 3, 2026Updated 6 months ago
- Simulation code for "Tractable Approach to MmWaves Cellular Analysis With FSO Backhauling Under Feedback Delay and Hardware Limitations,"…☆13Jun 4, 2021Updated 5 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- ☆13Jul 2, 2016Updated 10 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Model-Free End-to-End Deep Learning of Joint Geometric and Probabilistic Shaping for Optical Fiber Communication in IM/DD System☆13Mar 26, 2025Updated last year
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- An experimental edge key-value database built on top of FoundationDB.☆11Jan 9, 2025Updated last year
- End-to-end optimization of Constellation Shaping for Wiener Phase Noise Channels with a Differentiable Blind Phase Search☆15Feb 13, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆11May 4, 2022Updated 4 years ago
- ☆12Oct 27, 2020Updated 5 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- A massively parallel echo state network to classify the MNIST dataset☆12Apr 29, 2019Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 10 months ago
- PyTorch examples accompanying the ECOC 2020 invited presentation about end-to-end learning in optical communications☆15Nov 26, 2020Updated 5 years ago