sumukhathrey / Verilog_ASIC_DesignView external linksLinks
Verilog for ASIC Design
☆32Sep 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below
Sorting:
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆19Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆10Jun 7, 2022Updated 3 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Jun 22, 2025Updated 7 months ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- An MMORPG proof of concept for Hunter College Capstone - Spring 2015.☆12Mar 16, 2018Updated 7 years ago
- ☆13Aug 17, 2021Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Simulation code to support the lectures of the course of Optical Communications at the Electrical Engineering Department of the Federal U…☆46Dec 19, 2025Updated last month
- Sanitized configurations for headscale, headplane, caddy, and authelia☆15Jan 8, 2025Updated last year
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- RK0 | The Real-Time Kernel '0'☆12Updated this week
- Static-sized long-precision arithmetic library for use inside GPU parallelization with CUDA☆11Apr 5, 2025Updated 10 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- ☆11Oct 27, 2020Updated 5 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆12Dec 18, 2025Updated last month
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- PlayStation GPU (WIP)☆17Oct 3, 2023Updated 2 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Pocket sized Altair 8800 clone, with blinking lights.☆11Nov 26, 2021Updated 4 years ago
- Dual-core 16-bit RISC processor☆11Jul 21, 2024Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- ☆12Jul 17, 2016Updated 9 years ago
- ☆16Mar 27, 2024Updated last year
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- ☆11May 30, 2024Updated last year
- ☆11May 4, 2022Updated 3 years ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 3 months ago
- Fish bot for the MMORPG World of Warcraft☆10Aug 3, 2018Updated 7 years ago