Verilog for ASIC Design
☆32Sep 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below
Sorting:
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆19Feb 7, 2026Updated 3 weeks ago
- Source code for "Combined Neural Network and Adaptive DSP Training for Long-Haul Optical Communications" (JLT 2021)☆41Feb 3, 2026Updated last month
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- ☆12May 21, 2024Updated last year
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆11Jul 20, 2022Updated 3 years ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆10Jun 7, 2022Updated 3 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- An MMORPG proof of concept for Hunter College Capstone - Spring 2015.☆12Mar 16, 2018Updated 7 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆13Aug 17, 2021Updated 4 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆13Dec 18, 2025Updated 2 months ago
- This project is about implementing an LQG algorithm on a missile whose state model is partially unstable and implementing Guidance Naviga…☆10Jul 26, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆11Oct 27, 2020Updated 5 years ago
- Static-sized long-precision arithmetic library for use inside GPU parallelization with CUDA☆11Apr 5, 2025Updated 11 months ago
- RK0 | The Real-Time Kernel '0'☆13Updated this week
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- This is a MATLAB code to plot the intensity profile and the polarization map of a vector beam generated by adding two polarized high-orde…☆13Feb 14, 2022Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- ☆12Jul 17, 2016Updated 9 years ago
- Assume you have a large book collection in some folder/folders, and you would like to create a database of your books, so that you can kn…☆10Jan 7, 2014Updated 12 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 4 months ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆13Jan 14, 2020Updated 6 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- Code for the "Rendering 3D Graphics On An Oscilloscope" video☆14Mar 8, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Vira is a rendering and ray tracing library for space exploration and mission design purposes.☆24Nov 24, 2025Updated 3 months ago