Verilog for ASIC Design
☆33Sep 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_ASIC_Design
Users that are interested in Verilog_ASIC_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆50Sep 4, 2021Updated 4 years ago
- Source code for "Combined Neural Network and Adaptive DSP Training for Long-Haul Optical Communications" (JLT 2021)☆41Feb 3, 2026Updated 4 months ago
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆21Feb 7, 2026Updated 4 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM and System Verilog Manuals☆56Feb 11, 2019Updated 7 years ago
- ☆19Jul 19, 2018Updated 7 years ago
- Code for the "Rendering 3D Graphics On An Oscilloscope" video☆13Mar 8, 2024Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆40Jun 22, 2025Updated 11 months ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 5 months ago
- An android app consuming pixabay api.☆10Sep 26, 2022Updated 3 years ago
- 星链云官网地址☆18May 19, 2026Updated last month
- ☆13Jul 2, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- An experimental edge key-value database built on top of FoundationDB.☆11Jan 9, 2025Updated last year
- Simulation code to support the lectures of the course of Optical Communications at the Electrical Engineering Department of the Federal U…☆49May 29, 2026Updated 2 weeks ago
- Simulation code for "Tractable Approach to MmWaves Cellular Analysis With FSO Backhauling Under Feedback Delay and Hardware Limitations,"…☆13Jun 4, 2021Updated 5 years ago
- Official Implementation of MAMM: Motion Control via Metric-Aligning Motion Matching☆23Aug 2, 2025Updated 10 months ago
- This is a MATLAB code to plot the intensity profile and the polarization map of a vector beam generated by adding two polarized high-orde…☆12Feb 14, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 9 months ago
- ☆11May 4, 2022Updated 4 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- A massively parallel echo state network to classify the MNIST dataset☆12Apr 29, 2019Updated 7 years ago
- ☆11Oct 27, 2020Updated 5 years ago
- Sample of a morse-code 'blinky' in different architectures☆18Oct 9, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 8 months ago
- PyTorch examples accompanying the ECOC 2020 invited presentation about end-to-end learning in optical communications☆15Nov 26, 2020Updated 5 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- A single WebTorrent client shared by all web pages and workers☆33Aug 19, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- LTE physical layer implementation with the Matlab Communication System Toolbox☆19Aug 5, 2016Updated 9 years ago