Standalone application based on ADI hdl and no_OS for ANTSDR.
☆28Mar 27, 2025Updated last year
Alternatives and similar repositories for antsdr_standalone
Users that are interested in antsdr_standalone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- ANTSDR Firmware☆143Mar 22, 2023Updated 3 years ago
- Repository of antsdr firmware make☆101Jul 3, 2026Updated 2 weeks ago
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆98Jan 14, 2025Updated last year
- Testbenches for HDL projects☆23Jul 10, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆18Aug 6, 2025Updated 11 months ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆30Jul 7, 2026Updated 2 weeks ago
- Documentation of antsdr devices☆32Oct 22, 2025Updated 8 months ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- An OpenSet algorithm.☆11Sep 13, 2020Updated 5 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ubuntu 20.04 Desktop for Ultra96/Ultra96-V2☆11Nov 27, 2021Updated 4 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆41Jun 22, 2023Updated 3 years ago
- Software defined radio on a STM32H7 microcontroller☆15Sep 17, 2023Updated 2 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- Python productivity for RFSoC platforms☆97Jul 3, 2026Updated 2 weeks ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Kicad design files for a Zynq 7020 SoM☆42Apr 1, 2025Updated last year
- ☆52Jun 3, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 4 months ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆52Jun 29, 2026Updated 3 weeks ago
- A little demo how to bind an advanced data science algorithms to 4 different languages☆10Nov 6, 2018Updated 7 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆25Apr 16, 2023Updated 3 years ago
- ☆24Apr 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a clone of the now locked claw-code by Sigrid Jin☆19Apr 2, 2026Updated 3 months ago
- ☆15Dec 1, 2022Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆132Feb 24, 2026Updated 4 months ago
- ☆13Mar 2, 2023Updated 3 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- ☆12Oct 8, 2020Updated 5 years ago