Standalone application based on ADI hdl and no_OS for ANTSDR.
☆28Mar 27, 2025Updated last year
Alternatives and similar repositories for antsdr_standalone
Users that are interested in antsdr_standalone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- ANTSDR Firmware☆144Mar 22, 2023Updated 3 years ago
- Repository of antsdr firmware make☆99Apr 30, 2026Updated last month
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆97Jan 14, 2025Updated last year
- Testbenches for HDL projects☆23Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆18Aug 6, 2025Updated 10 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆29Mar 16, 2026Updated 2 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆38Jun 22, 2023Updated 2 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- Ubuntu 20.04 Desktop for Ultra96/Ultra96-V2☆11Nov 27, 2021Updated 4 years ago
- HJ212-2017协议C语言实现，支持协议组包☆12Apr 13, 2023Updated 3 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FAT32 images☆22Jan 8, 2020Updated 6 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆104May 8, 2026Updated last month
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆16Jun 9, 2023Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆50Jun 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13May 22, 2015Updated 11 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 2 months ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Python productivity for RFSoC platforms☆96Oct 31, 2025Updated 7 months ago
- ☆15Jun 7, 2022Updated 4 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆25Apr 16, 2023Updated 3 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- ☆24Apr 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A little demo how to bind an advanced data science algorithms to 4 different languages☆10Nov 6, 2018Updated 7 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆52May 26, 2026Updated 2 weeks ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- ☆12Oct 8, 2020Updated 5 years ago
- ☆13Mar 2, 2023Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago