Alternatives and similar repositories for antsdr_standalone:

Users that are interested in antsdr_standalone are comparing it to the libraries listed below

• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆45Updated last year
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆54Updated 5 years ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆34Updated 8 months ago
• Teddy-van-Jerry / sdr-psk-fpga
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆26Updated 4 months ago
• strath-sdr / rfsoc_qsfp_offload
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆17Updated 2 months ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆59Updated 2 months ago
• phthinh / OFDM_802_11
  IEEE 802.11 OFDM-based transceiver system
  ☆31Updated 7 years ago
• lisliyongming / JESD204B
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆22Updated 5 years ago
• MeowLucian / SDR_FM_Radio
  Using Software Designed Radio to transmit & receive FM signal
  ☆43Updated 6 years ago
• catkira / complex_multiplier
  HDL code for a complex multiplier with AXI stream Interface
  ☆13Updated last year
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆63Updated 9 months ago
• daveshah1 / RFToolSDR
  AD9361 based USB3 SDR
  ☆101Updated 7 years ago
• analogdevicesinc / ad936x-filter-wizard
  MATLAB-based FIR filter design
  ☆52Updated 5 months ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆49Updated 2 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆21Updated last year
• analogdevicesinc / meta-adi
  This is the Analog Devices Inc. Yocto/OpenEmbedded layer
  ☆39Updated 3 weeks ago
• Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP
  Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
  ☆42Updated 3 years ago
• MicroPhase / antsdr-fw
  ANTSDR Firmware
  ☆135Updated last year
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆31Updated 3 years ago
• yugithub / OFDM-baseband
  Verilog实现OFDM基带
  ☆42Updated 9 years ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆97Updated last year
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 3 years ago
• OpenResearchInstitute / dvb_fpga
  RTL implementation of components for DVB-S2
  ☆113Updated last year
• ianhchuang / EPC-Gen2-RFID-Tag-Baseband-Processor
  Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers
  ☆30Updated 3 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆29Updated 5 years ago
• analogdevicesinc / HighSpeedConverterToolbox
  MATLAB toolbox for ADI high speed converter products
  ☆19Updated this week
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆70Updated 7 months ago
• uwcms / ZYNQ-IPMC-HW
  ZYNQ-IPMC Hardware
  ☆17Updated 2 years ago
• zkf0100007 / EagleSDR-Pi
  EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …
  ☆77Updated 3 years ago
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆18Updated 12 years ago