MicroPhase / antsdr_standaloneLinks
Standalone application based on ADI hdl and no_OS for ANTSDR.
☆23Updated 9 months ago
Alternatives and similar repositories for antsdr_standalone
Users that are interested in antsdr_standalone are comparing it to the libraries listed below
Sorting:
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆50Updated last year
- MATLAB toolbox for ADI transceiver products☆64Updated this week
- Verilog实现OFDM基带☆45Updated 9 years ago
- Testbenches for HDL projects☆22Updated 3 weeks ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- ☆20Updated 4 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- development interface mil-std-1553b for system on chip☆24Updated 7 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆47Updated 2 months ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆57Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 7 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- MATLAB-based FIR filter design☆62Updated last year
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆39Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆18Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated 2 weeks ago