Standalone application based on ADI hdl and no_OS for ANTSDR.
☆29Mar 27, 2025Updated last year
Alternatives and similar repositories for antsdr_standalone
Users that are interested in antsdr_standalone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- some gnu radio demo for antsdr☆19Nov 25, 2021Updated 4 years ago
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- ANTSDR Firmware☆143Mar 22, 2023Updated 3 years ago
- Repository of antsdr firmware make☆107Sep 30, 2026Updated last week
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Testbenches for HDL projects☆23Updated this week
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆106Aug 25, 2026Updated last month
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆19Aug 6, 2025Updated last year
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆33Jul 7, 2026Updated 3 months ago
- ☆10Jan 25, 2023Updated 3 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆108Sep 30, 2026Updated last week
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- Re-coded Xilinx primitives for Verilator use☆55Jun 24, 2025Updated last year
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- Software drivers in C for systems without an operating system☆1,413Updated this week
- Documentation of antsdr devices☆32Oct 22, 2025Updated 11 months ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 3 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 8 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆42Jun 22, 2023Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated 9 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Upstream focused ADI Buildroot tree (see analogdevicesinc/br2-external for ADI releases)☆61Oct 1, 2026Updated last week
- ☆13May 22, 2015Updated 11 years ago
- ☆54Jun 3, 2026Updated 4 months ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 6 months ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆28Jan 11, 2025Updated last year