Standalone application based on ADI hdl and no_OS for ANTSDR.
☆29Mar 27, 2025Updated last year
Alternatives and similar repositories for antsdr_standalone
Users that are interested in antsdr_standalone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- ANTSDR Firmware☆143Mar 22, 2023Updated 3 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Testbenches for HDL projects☆23Updated this week
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆103Aug 25, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆19Aug 6, 2025Updated last year
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 6 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆33Jul 7, 2026Updated 2 months ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- An OpenSet algorithm.☆11Sep 13, 2020Updated 6 years ago
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated last year
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- Software drivers in C for systems without an operating system☆1,405Updated this week
- Documentation of antsdr devices☆32Oct 22, 2025Updated 10 months ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 3 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 8 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆42Jun 22, 2023Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated 8 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- ☆13May 22, 2015Updated 11 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 6 months ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆27Jan 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A little demo how to bind an advanced data science algorithms to 4 different languages☆10Nov 6, 2018Updated 7 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- Kicad design files for a Zynq 7020 SoM☆49Apr 1, 2025Updated last year
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆53Jun 29, 2026Updated 2 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆26Apr 16, 2023Updated 3 years ago