Alternatives and similar repositories for FpgaCha

Users that are interested in FpgaCha are comparing it to the libraries listed below

• secworks / chacha
  Verilog 2001 implementation of the ChaCha stream cipher.
  ☆44Updated 9 months ago
• dqi / ed25519_fpga
  Exploring the Ed25519 (FPGA) design space.
  ☆17Updated 8 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆93Updated last week
• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 3 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆272Updated 2 months ago
• SanDisk-Open-Source / riscv-fw-infrastructure
  Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...
  ☆54Updated 4 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Updated this week
• antmicro / zynq-mkbootimage
  An open source replacement of the Xilinx bootgen application.
  ☆113Updated last year
• Netnod / FPGA_NTP_SERVER
  A FPGA implementation of the NTP and NTS protocols
  ☆60Updated 2 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆151Updated 5 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• rdolbeau / VexRiscvBPluginGenerator
  ☆18Updated 3 years ago
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆137Updated 3 years ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆81Updated 3 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated 2 months ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆87Updated last year
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆100Updated 6 years ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆117Updated 4 months ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆46Updated 3 weeks ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• enjoy-digital / litesata
  Small footprint and configurable SATA core
  ☆156Updated 2 months ago
• beagleboard / beaglev-starlight
  ☆81Updated 4 years ago
• CESNET / ndk-fpga
  Network Development Kit (NDK) for FPGA cards with example application
  ☆68Updated last week
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 6 years ago
• BerkeleyLab / XVC-FTDI-JTAG
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆59Updated last year
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆124Updated this week
• filmil / vivado-docker
  Docker installation of Vivado tooling
  ☆32Updated 4 months ago
• olofk / corescore
  CoreScore
  ☆171Updated last month