Alternatives and similar repositories for FpgaCha

Users that are interested in FpgaCha are comparing it to the libraries listed below

• secworks / chacha
  Verilog 2001 implementation of the ChaCha stream cipher.
  ☆45Updated last week
• dqi / ed25519_fpga
  Exploring the Ed25519 (FPGA) design space.
  ☆17Updated 8 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆272Updated 2 weeks ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Updated last week
• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• starfive-tech / JH7100_Docs
  ☆62Updated 4 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆96Updated last week
• antmicro / zynq-mkbootimage
  An open source replacement of the Xilinx bootgen application.
  ☆115Updated last year
• f4pga / f4pga
  Documentation for F4PGA
  ☆28Updated 2 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆74Updated 3 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆87Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated this week
• beagleboard / beaglev-starlight
  ☆81Updated 4 years ago
• rdolbeau / VexRiscvBPluginGenerator
  ☆18Updated 3 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆161Updated 10 months ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆32Updated 2 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆253Updated last year
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 7 years ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆82Updated 7 months ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 3 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆94Updated 3 months ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆138Updated 3 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆72Updated 6 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆156Updated 6 months ago
• MeshSr / ONetSwitch
  ONetSwitch is an open Software Defined Networking (SDN) platform
  ☆78Updated 8 years ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆40Updated last year
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆340Updated 3 weeks ago