Goshik92 / FpgaChaLinks
Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)
☆11Updated 5 years ago
Alternatives and similar repositories for FpgaCha
Users that are interested in FpgaCha are comparing it to the libraries listed below
Sorting:
- Verilog 2001 implementation of the ChaCha stream cipher.☆42Updated 4 months ago
- Exploring the Ed25519 (FPGA) design space.☆17Updated 7 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆76Updated this week
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆106Updated last month
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆106Updated 7 years ago
- Small footprint and configurable Ethernet core☆255Updated last week
- Blackwire overview, status, roadmap and top-level documentation.☆15Updated 2 years ago
- ☆61Updated 4 years ago
- A FPGA implementation of the NTP and NTS protocols☆59Updated 2 years ago
- An open source replacement of the Xilinx bootgen application.☆111Updated last year
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆63Updated 3 months ago
- An open standard Cache Coherent Fabric Interface repository☆67Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆110Updated this week
- Network Development Kit (NDK) for FPGA cards with example application☆61Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- SiFive OpenEmbedded / Yocto BSP Layer☆53Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- Small footprint and configurable SPI core☆42Updated 2 months ago
- RISC-V Configuration Structure☆41Updated 10 months ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated last week
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- RISC-V Scratchpad☆69Updated 2 years ago
- A dependency management tool for hardware projects.☆316Updated last month
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆68Updated 3 years ago
- Betrusted main SoC design☆143Updated last month