Alternatives and similar repositories for neoTRNG:

Users that are interested in neoTRNG are comparing it to the libraries listed below

• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆127Updated 2 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆225Updated 4 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆319Updated this week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆141Updated 8 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆369Updated last month
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆149Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆426Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆160Updated last week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆126Updated 2 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆125Updated 3 weeks ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆169Updated 2 months ago
• HDLForBeginners / Examples
  ☆86Updated last year
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆172Updated last year
• SpinalHDL / NaxRiscv
  ☆275Updated last week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆229Updated this week
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆125Updated last year
• olofk / corescore
  CoreScore
  ☆143Updated 3 weeks ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆133Updated last week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆390Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆287Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 10 months ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆308Updated 2 weeks ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆223Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated this week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆134Updated last year
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆74Updated 4 years ago
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆266Updated this week