🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
☆224Jun 22, 2026Updated last month
Alternatives and similar repositories for neoTRNG
Users that are interested in neoTRNG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆144Nov 5, 2022Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆86Oct 8, 2020Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,230Updated this week
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆10Apr 8, 2021Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- 👇 Add capacitive touch buttons to any FPGA!☆105Mar 4, 2022Updated 4 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 4 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆55Apr 8, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆49Jul 21, 2026Updated 3 weeks ago
- general-cores☆21Jul 16, 2025Updated last year
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,855Jul 10, 2026Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 2 weeks ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- pcie datalink layer implementation in verilog/systemverilog☆16May 22, 2026Updated 2 months ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆26Jul 21, 2025Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL Implementation of AES Algorithm☆95Jul 29, 2021Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Jun 18, 2026Updated last month
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆75Feb 18, 2026Updated 5 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆42Jul 18, 2026Updated 3 weeks ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month