stnolting / neoTRNG
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
☆172Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for neoTRNG
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆125Updated 2 years ago
- Small footprint and configurable DRAM core☆382Updated last month
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- Fabric generator and CAD tools☆148Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 5 months ago
- SystemVerilog synthesis tool☆169Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 2 years ago
- Opensource DDR3 Controller☆212Updated this week
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆271Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆169Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆66Updated this week
- Small footprint and configurable Ethernet core☆215Updated last month
- Universal Memory Interface (UMI)☆141Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- An Open Source configuration of the Arty platform☆122Updated 10 months ago
- 😎 A curated list of awesome RISC-V implementations☆130Updated last year
- ☆269Updated last month
- FOSS Flow For FPGA☆361Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- FuseSoC standard core library☆115Updated last month
- 10Gb Ethernet Switch☆158Updated 8 months ago
- Naive Educational RISC V processor☆74Updated last month
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆169Updated 10 months ago
- VHDL library 4 FPGAs☆169Updated this week
- RISC-V Formal Verification Framework☆111Updated last month
- A demo system for Ibex including debug support and some peripherals☆54Updated 2 months ago