🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
☆220May 7, 2026Updated 3 weeks ago
Alternatives and similar repositories for neoTRNG
Users that are interested in neoTRNG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆142Nov 5, 2022Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆85Oct 8, 2020Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,071May 16, 2026Updated 2 weeks ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- 👇 Add capacitive touch buttons to any FPGA!☆104Mar 4, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆10Apr 8, 2021Updated 5 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆47Nov 24, 2025Updated 6 months ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆51Apr 8, 2023Updated 3 years ago
- general-cores☆21Jul 16, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- SERV - The SErial RISC-V CPU☆1,806Feb 19, 2026Updated 3 months ago
- Multi-platform nightly builds of open source FPGA tools☆303Nov 3, 2021Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆462May 23, 2026Updated last week
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- Baseband Receiver IP for GPS like DSSS signals☆41May 19, 2020Updated 6 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,414May 20, 2026Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- VHDL Implementation of AES Algorithm☆93Jul 29, 2021Updated 4 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆76Feb 18, 2026Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆66May 19, 2026Updated last week
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Apr 28, 2026Updated last month
- RISC-V Nox core☆72Jul 22, 2025Updated 10 months ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- VHDL compiler and simulator☆823Updated this week
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 months ago
- An abstract language model of VHDL written in Python.☆64May 11, 2026Updated 2 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago