🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
☆230Jun 22, 2026Updated 4 months ago
Alternatives and similar repositories for neoTRNG
Users that are interested in neoTRNG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆145Nov 5, 2022Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆86Oct 8, 2020Updated 6 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 6 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Oct 24, 2026Updated last week
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 7 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 👇 Add capacitive touch buttons to any FPGA!☆106Mar 4, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated last week
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆50Jul 21, 2026Updated 3 months ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Sep 10, 2026Updated last month
- An abstract language model of VHDL written in Python.☆66Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Aug 30, 2026Updated 2 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- VHDL compiler and simulator☆900Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆314Updated this week
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆67Sep 13, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆633Jan 3, 2026Updated 9 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆800Jan 28, 2026Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- CoreScore☆179Jun 9, 2026Updated 4 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A hardware-optimized high-quality pseudorandom number generator☆38Jun 6, 2026Updated 4 months ago