stnolting / neoTRNGView external linksLinks
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
☆214Nov 26, 2025Updated 2 months ago
Alternatives and similar repositories for neoTRNG
Users that are interested in neoTRNG are comparing it to the libraries listed below
Sorting:
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆139Nov 5, 2022Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆79Oct 8, 2020Updated 5 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,983Updated this week
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 10 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 9, 2026Updated last week
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆46Nov 24, 2025Updated 2 months ago
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 4, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 4 months ago
- VHDL Implementation of AES Algorithm☆91Jul 29, 2021Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week
- ☆24Apr 18, 2021Updated 4 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- Microbenchmarking experiments on Zen 2 machines☆21Jun 25, 2022Updated 3 years ago
- 👇 Add capacitive touch buttons to any FPGA!☆102Mar 4, 2022Updated 3 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago