Alternatives and similar repositories for neoTRNG

Users that are interested in neoTRNG are comparing it to the libraries listed below

• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆137Updated 3 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆252Updated last year
• olofk / corescore
  CoreScore
  ☆171Updated last month
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆272Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆151Updated 3 weeks ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆184Updated this week
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆186Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated 3 weeks ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆160Updated 9 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆223Updated 9 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated last month
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆462Updated 2 weeks ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆260Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆185Updated last year
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆136Updated 3 years ago
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆245Updated 2 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆368Updated 2 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆417Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated this week
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆160Updated last year
• ldoolitt / vhd2vl
  ☆137Updated last year
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆115Updated last year
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆146Updated 2 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆159Updated last year
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated last week
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆232Updated this week
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆178Updated last week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆94Updated 2 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆131Updated last year