stnolting / neoTRNGLinks
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
☆208Updated 2 weeks ago
Alternatives and similar repositories for neoTRNG
Users that are interested in neoTRNG are comparing it to the libraries listed below
Sorting:
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆136Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Example LED blinking project for your FPGA dev board of choice☆188Updated 2 months ago
- Small footprint and configurable Ethernet core☆271Updated last month
- Experimental flows using nextpnr for Xilinx devices☆248Updated last year
- FuseSoC standard core library☆150Updated this week
- CoreScore☆169Updated last month
- Fabric generator and CAD tools.☆209Updated this week
- Small footprint and configurable DRAM core☆460Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 8 months ago
- VHDL library 4 FPGAs☆182Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 8 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆298Updated this week
- A simple, basic, formally verified UART controller☆318Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- SystemVerilog synthesis tool☆220Updated 9 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆258Updated 3 years ago
- ☆364Updated 2 years ago
- LiteX boards files☆448Updated last week
- 10Gb Ethernet Switch☆240Updated last month
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- Arduino compatible Risc-V Based SOC☆158Updated last year
- FOSS Flow For FPGA☆415Updated 11 months ago
- Example designs showing different ways to use F4PGA toolchains.☆279Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- ☆137Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆455Updated last year