Alternatives and similar repositories for neoTRNG

Users that are interested in neoTRNG are comparing it to the libraries listed below

• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆132Updated 2 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 2 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆187Updated last week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆171Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆198Updated 3 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆418Updated last month
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆139Updated 2 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆147Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆457Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆391Updated 5 months ago
• olofk / corescore
  CoreScore
  ☆156Updated 4 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆335Updated last month
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆177Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆143Updated last month
• mattvenn / awesome-opensource-asic-resources
  ☆331Updated 2 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆219Updated last week
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆129Updated last year
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆229Updated 3 years ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆151Updated this week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆435Updated 9 months ago
• HDLForBeginners / Examples
  ☆94Updated last year
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆274Updated 4 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆240Updated 8 months ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆178Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆141Updated last week
• lowRISC / ibex-demo-system
  A demo system for Ibex including debug support and some peripherals
  ☆71Updated 2 weeks ago
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆66Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆138Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆128Updated this week